Design and Performance Evaluation of Hybrid Full Adder for Extensive PDP Reduction | IEEE Conference Publication | IEEE Xplore