Low area memory-free FPGA implementation of the AES algorithm | IEEE Conference Publication | IEEE Xplore