Dual-Core Architecture for PLC Channel Estimator and ASCET Equalizer in a FBMC Transmultiplexer | IEEE Conference Publication | IEEE Xplore