Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric | IEEE Conference Publication | IEEE Xplore