Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies | IEEE Conference Publication | IEEE Xplore