An analytical delay reduction strategy for buffer-inserted global interconnects in VDSM technologies | IEEE Conference Publication | IEEE Xplore