Implementation of an asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array | IEEE Conference Publication | IEEE Xplore