Exploring pausible clocking based GALS design for 40-nm system integration | IEEE Conference Publication | IEEE Xplore