On-chip source synchronous interface timing test scheme with calibration | IEEE Conference Publication | IEEE Xplore