A time slice based scheduler model for system level design | IEEE Conference Publication | IEEE Xplore