FPGA implementation of a fast pipeline architecture for JND computation | IEEE Conference Publication | IEEE Xplore