0.4V SRAM with bit line swing suppression charge share hierarchical bit line scheme

0.4V SRAM with bit line swing suppression charge share hierarchical bit line scheme | IEEE Conference Publication | IEEE Xplore