A 10b 120MS/s 45nm CMOS ADC using A re-configurable three-stage switched op-amp | IEEE Conference Publication | IEEE Xplore