Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC | IEEE Conference Publication | IEEE Xplore