Hierarchical fault tracing for VLSI sequential circuits from CAD layout data in the CAD-linked EB test system | IEEE Conference Publication | IEEE Xplore