Implementation of high performance hardware architecture of face recognition algorithm based on local binary pattern on FPGA | IEEE Conference Publication | IEEE Xplore