Scan cell design for enhanced delay fault testability | IEEE Conference Publication | IEEE Xplore