A PAM4 Level Mismatch Adjustment Scheme for 48-Gb/s PAM4 Memory Tester Bridge | IEEE Conference Publication | IEEE Xplore