Statistical timing analysis of combinational logic circuits | IEEE Journals & Magazine | IEEE Xplore