Designing in power-down test circuits | IEEE Journals & Magazine | IEEE Xplore