A study of pipeline architectures for high-speed synchronous DRAMs | IEEE Journals & Magazine | IEEE Xplore