An efficient scaling procedure for domain CMOS logic | IEEE Journals & Magazine | IEEE Xplore