A high-speed reduced-size adder under left-to-right input arrival | IEEE Journals & Magazine | IEEE Xplore