Random pattern testability of memory control logic | IEEE Journals & Magazine | IEEE Xplore