Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL | IEEE Conference Publication | IEEE Xplore