Reduction of interpolants for logic synthesis | IEEE Conference Publication | IEEE Xplore