Reliability tests for a three dimensional chip stacking structure with through silicon via connections and low cost | IEEE Conference Publication | IEEE Xplore