Suphachai Sutanthavibul
ABSTRACT
An adaptive timing-driven layout system, called JUNE, has been developed. The constructive algorithm, which combines placement with the global routing, constructs a placement satisfying timing and routability constraints. The placement problem for each macro is solved hierarchically as a sequence of two optimization problems followed by an adaptive correction procedure. Experimental results for industrial sea-of-gates chips confirmed effectiveness of this approach.
- ASA85.T. Asano and S. Sato, "Long Path Enumeration Algorithms for Timing Verification on Lurge Digital Systems", in Graph Theory with Applications to Algorithms and Computer Sciences, Wiley ~ Sons, pp. 25-35, 1985. Google Scholar
- BUR85.M. Burstein, M. Youssef, "Timing influenced Layout Design", Proc. 22rid Design Automation Conf., pp. 124- 130, 1985. Google ScholarDigital Library
- CHA87.V.V. Chrism, Adaptive Control Systems- Techniques and Applications, Marcel Dekker, Inc., 1987 Google ScholarDigital Library
- DAI87.W.M. Dai, and et. al., "BEAR: A New Building-Block Layout System", Proc. International Conf. on Computer-Aided Design, pp. 88-91, 1987.Google Scholar
- DUN84.A.E. Dunlop, V.D. Agrawa{, ~ud et. a{., "Chip Layout Optimization Using Critical Path Weighting", Proc. 21st Design Automation Conf., pp. 142-146, 1987. Google ScholarDigital Library
- HAN72.M. Hanan, J. Kurtzber8, Design Automation of Digital System - Vol 1 Theory and Techniques, (by Melvin A. Breuer), Chapter 5, Prentice-Hal|, Inc., 1972.Google Scholar
- HAU87.P.S. Hauge, R. Nair, E.J. Yoga, "Circuit Placement for Predictable Performance", Proc. Intern~tionM Conf. on Computer-Aided Design, pp. 34~87, 1987.Google Scholar
- IGU89.M. Igusa, M. Beardslee, and A. San$iovanni-VincenteIIi, "ORCA A Sea-of-Gates Place and Route System", Proc. 26th Design Automation Conf., pp. 122-127, 1989. Google ScholarDigital Library
- JAC87.M. Jackson, E.S. Kuh, M. Marek-Sadowska, "Timing Driven Routing for Building Block Layout", Proc. Internation~l Syrup. on Circuits and Systems, pp. 518-519, 1987.Google Scholar
- JAC89.M. Jackson, E.S. Kuh, "Performance-Driven Placement of Cell Based IC's", Pro~. 26th Design Automation Conf., pp. 370-375, 1989. Google ScholarDigital Library
- LEE61.C.Y. Lee, "An Algorithm for Path Connections and its Applications", IRE Trans. Electron. Comput., Sept., pp. 346-365, 1981.Google Scholar
- OGA86.Y. Ogaw~, T. Ishii, Y. Shir~ishi, and et. al., "Efficient Placement Algorithm Optimizin~ Del~y for High-Speed ECL MasterSlice LSI's", Proc. 23rd Design Automation Conf., pp. 404-410, 1986. Google ScholarDigital Library
- SH88A.E. Shragowitz, J. Lee, S. Sahni, "Algorithms for Physical Design of 'sea-of-gates' chips", CAD Journal Vol 20., pp. 382-397, Sept 1988. Google ScholarDigital Library
- SH88B.E. Shragowitz, H. Youssef, and Lionel C. Bening, "Predictive Tools in VLSI System Design. Timing Aspects", in proc. of COMPEURO'88, pp. 48-55.Google Scholar
- SH88C.E. Shra$owitz, J. Lee, S. Sahni, "New Approach to Function and Technique of Global Routing", International Journal of Computer Aided VLSI Design, Vol 1., pp. 25-49, 1988.Google Scholar
- TEI87.S. Tei$, R.L. Smith, and J. Seaton, "Timing-Driven Layout of Cell-Based iCs", Design Automation Guide., pp. 94-101, 1987Google Scholar
- YOU89.H. Youssef, E. Shru$owitz, and L. Bening, "Critical Path Issue in VLSI Design", Proc. International Conf. on Computer-Aided Design, pp. 520-523, 1989.Google ScholarCross Ref
Index Terms
- An adaptive timing-driven layout for high speed VLSI
Comments