Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process | IEEE Journals & Magazine | IEEE Xplore