Leakage power bounds in CMOS digital technologies | IEEE Journals & Magazine | IEEE Xplore