A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC | IEEE Conference Publication | IEEE Xplore