Regular VLSI architectures for multiplication modulo (2/sup n/+1) | IEEE Journals & Magazine | IEEE Xplore