Home
>
Journals & magazines
>
IEE Proceedings - Circuits, Devices and Systems
>
Volume 150,
Issue 3
> Article
Design and simulation of a single-electron full-adder
Design and simulation of a single-electron full-adder
- Author(s): G.T. Zardalidis and I. Karafyllidis
- DOI: 10.1049/ip-cds:20030345
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): G.T. Zardalidis 1 and I. Karafyllidis 1
-
-
View affiliations
-
Affiliations:
1: Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece
-
Affiliations:
1: Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece
- Source:
Volume 150, Issue 3,
June 2003,
p.
173 – 177
DOI: 10.1049/ip-cds:20030345 , Print ISSN 1350-2409, Online ISSN 1359-7000
A single-electron full-adder is presented in which bits of information are represented by the presence or absence of single electrons at conducting islands. The logic operation of the full-adder is verified using simulation, and the stability of its operation is analysed using a Monte Carlo method.
Inspec keywords: logic circuits; circuit stability; digital arithmetic; circuit simulation; Monte Carlo methods; logic design; tunnelling; single electron devices; adders
Other keywords:
Subjects: Logic design methods; Digital circuit design, modelling and testing; Logic circuits; Logic and switching circuits; Digital arithmetic methods; Monte Carlo methods; Monte Carlo methods
References
-
-
1)
- I. Karafyllidis . Determination of lowest energy state in single-electron circuits. Electron. Lett. , 2401 - 2403
-
2)
- I. Karafyllidis . A simulator for single-electron devices and circuits based on simulated annealing. Superlattices Microstruct. , 567 - 572
-
3)
- N. Asahi , M. Akazawa , Y. Amemiya . Single-electron logic device based on the binary decision diagram. IEEE Trans. Electron Devices , 7 , 1109 - 1116
-
4)
- C. Wasshuber , H. Kosina , S. Selberherr . A comparative study of single-electron memories. IEEE Trans. Electron Devices , 11 , 2365 - 2371
-
5)
- H. Fukui , M. Fujishima , K. Hoh . Simple and stable single-electronics logic utilizing tunnel junction load. Jpn. J. Appl. Phys. 1, Regul. Pap. Short Notes , 1345 - 1350
-
6)
- D.V. Averin , K.K. Likharev , H. Grabert , M.H. Devorter . (1992) Possible applications of the single charge tunnelling, Single charge tunnelling.
-
7)
- M. Sean , T. Morie , M. Nagata , A. Iwata . A stochastic associative memory using single-electron tunnelling devices. IECE Trans. Electron. , 30 - 35
-
8)
- I. Karafyllidis . Design and simulation of a single-electron random access memory array. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. , 9 , 1370 - 1375
-
9)
- C.J. Gorter . A possible explanation of the increase of the electricalresistance of thin metal films at low temperatures and small fieldstrengths. Physica , 777 - 780
-
10)
- K.F. Goser , C. Pacha , A. Kanstein , M.L. Rossmann . Aspects of systems and circuits for nanoelectronics. Proc. IEEE , 558 - 573
-
11)
- C. Wasshuber , H. Kosina , S. Selberherr . Simon-a simulator for single-electron tunnel devices and circuits. IEEE Trans. Comput. Aided Des., Integr. Circuits Syst. , 9 , 937 - 944
-
12)
- L.R.C. Fonseca , A.N. Korotov , K.K. Likharev , A.A. Odintsov . A numerical study of the dynamics and statistics of single electron systems. J. Appl. Phys. , 5 , 3238 - 3251
-
13)
- M. Dasigenis , I. Karafylidis . A single-electron XOR gate. Microelectron. J. , 117 - 119
-
14)
- A.N. Korotkov , R.H. Chen , K.K. Likharev . Possible performance of capacitevely coupled single electron transistors in digital circuits. J. Appl. Phys. , 2520 - 2530
-
15)
- A. Fujiwara , Y. Takahashi , K. Yamazaki . Double-island single-electron devices – a useful unit device for single-electron logic LSIs. IEEE Trans. Electron Devices , 954 - 959
-
16)
- I. Tsimperidis , I. Karafyllidis , A. Thanailakis . A single-electron three-input AND gate. Microelectron. J. , 191 - 195
-
17)
- Ono, Y., Takahashi, Y.: `Single-electron pass-transistor logic: operation and its elemental circuit', International Electron Devices Meeting (IEDM) Technical Digest, 2000, San Francisco, CA, USA, p. 297–300.
-
18)
- H. Mizuta , H.O. Muller , K. Tsukagoshi . Nanoacale Coulomb blockade memory and logic devices. Nanotechnology , 155 - 159
-
19)
- H. Iwamura , M. Akazawa , Y. Amemiya . Single-electron majority logic gates. IEICE Trans. Electron. , 42 - 49
-
20)
- Suda, Y., Shiotani, K., Imure, K., Hirohashi, K., Yamamura, K.: `Single-electron multiple-valued base-n full adder circuit using a bunch of electrons as a unit logic value', Proceedings of Silicon Nanoelectronics Workshop, 2001, p. 32–33.
-
21)
- M. Akazawa , K. Kanaami , Y. Yamada , Y. Anemiya . Multiple-valued inverter using a single-electron tunneling circuit. IEICE Trans. Electron. , 1607 - 1614
-
22)
- G.T. Zardalidis , I. Karafyllidis . A single-electron half adder. Microelectron. J. , 265 - 269
-
23)
- N.J. Stone , H. Ahmed . Silicon single-electron memory structure. Microelectron. Eng. , 511 - 514
-
24)
- R.H. Chen , A.N. Korotov , K.K. Likharev . Single-electron transistor logic. Appl. Phys. Lett. , 14 , 1954 - 1956
-
25)
- K.K. Likharev . Single-electron devices and their applications. Proc. IEEE , 4 , 606 - 632
-
26)
- K. Yano , T. Ishii , T. Sano . Single-electron memory for giga-to-tera bit storage. Proc. IEEE , 633 - 651
-
27)
- I. Karafyllidis . Single-electron OR gate. Electron. Lett. , 407 - 408
-
1)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20030345
Related content
content/journals/10.1049/ip-cds_20030345
pub_keyword,iet_inspecKeyword,pub_concept
6
6
