Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Monitoring field-programmable gate array-based processing engines of dependable computer systems

Monitoring field-programmable gate array-based processing engines of dependable computer systems

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

The integration of field-programmable gate array (FPGA) devices as co-processing elements in numerous dependable computer systems makes the real-time detection of errors a vital issue. The propagation of FPGA-based application errors can endanger the availability of the hosting computer. Embedded error detection mechanisms should enforce the operation of the FPGA-based systems, in order to prevent system failures. Such monitoring should not interfere with the host PC performance and must also ensure the timely detection of failures. Therefore an embedded error detection and recovery component was designed and implemented, which does not require manual intervention, in order to illustrate the benefits of this approach. A double FPGA board-layout was used to provide the forensic analysis of the dependable workstation's PCI bus activity. The monitor logic specifically targets PCI buses; it is tightly coupled with the PCI core located in a first FPGA device to check the protocol and application errors in PCI activity. Application circuits are configured in the second FPGA.

Inspec keywords: monitoring; coprocessors; peripheral interfaces; field programmable gate arrays

Other keywords: field-programmable gate array; real-time error detection; dependable workstation PCI bus activity; dependable computer system; double FPGA board-layout; embedded error detection; forensic analysis; system failure; FPGA-based co-processing engine

Subjects: Instrumentation buses and protocols; Peripheral interfaces; Microprocessors and microcomputers; Logic and switching circuits; Microprocessor chips; Logic circuits

References

    1. 1)
      • El Shobaki, M., Lindh, L.: `A hardware and software monitor for high-level system-on-chip verification', Proc 2001 Int. Symp. Quality Electronic Design, 2001, San Jose, CA, USA, p. 56–61.
    2. 2)
      • Abramovici, M., Bradley, P., Dwarakanath, K., Levin, P., Memmi, G., Miller, D.: `A reconfigurable design-for-debug infrastructure for SoCs', Proc. 43rd ACM/IEEE Design Automation Conf., July 2006, San Francisco, CA, USA, p. 7–12.
    3. 3)
      • Fragkiadakis, A., Parish, D.J.: `Performance evaluation of a PC-based active router and analysis of an active secure FTP application', Proc. 4th IEEE Int. Symp. Network Computing and Applications (NCA 2005), July 2005, Cambridge, MA, USA, p. 283–286.
    4. 4)
      • Larchev, G.V., Lohn, J.D.: `Evolutionary based techniques for fault tolerant field programmable gate arrays', Proc. 2nd IEEE Int. Conf. Space Mission Challenges for Information Technology (SMC-IT 2006), July 2006, Pasadena, CA, USA, p. 8–15.
    5. 5)
      • Schonberg, S.: `Impact of PCI bus load on applications in a PC architecture', Proc. 24th IEEE Real-Time Systems Symp. (RTSS 2003), December 2003, Cancun, Mexico, p. 430–439.
    6. 6)
      • Nakamura, Y., Hiraki, K.: `Highly fault-tolerant FPGA processor by degrading strategy', Proc. 2002 Pacific Rim Int. Symp. Dependable Computing (PRDC'02), December 2002, Japan, p. 75–78.
    7. 7)
    8. 8)
      • PCI Local Bus Specification, Revision 2.2, PCI Special Interest Group (PCISIG), December 18, 1998.
    9. 9)
      • El Shobaki, M.: `On-chip monitoring for non-intrusive hardware/software observability', 2004, PhD, University of Uppsala, Sweden.
    10. 10)
      • Jevtic, M., Zerbe, V., Brankov, S.: `Multilevel validation of online monitor for hard real-time systems', Proc. 24th Int. Conf. Microelectronics (MlEL 2004), May 2004, Serbia and Montenegro, 2, p. 755–758.
    11. 11)
      • Lakamraju, V., Tessier, R.: `Tolerating operational faults in cluster-based FPGAs', Proc. 2000 ACM/SIGDA 8th Int. Symp. Field Programmable Gate Arrays (FPGA ‘00), February 2000, Monterey, USA, p. 187–194.
    12. 12)
      • Xu, W., Ramanarayanan, R., Tessier, R.: `Adaptive fault tolerance for networked reconfigurable systems', Proc. IEEE Symp. Field-Programmable Custom Computing Machines, April 2003, Napa, CA, USA, p. 143–152.
    13. 13)
      • Nacif, J.A., De Paula, F.M., Coelho, C.N., Foster, H., Sica, F.C., Fernandes, A.O.: `The chip is ready. Am I done? On-chip verification using assertion processors', Proc. 12th Int. Conf. Very Large Scale Integration – System-on-Chip (IFIP VLSI-SoC), 2003, Germany.
    14. 14)
    15. 15)
      • Klevin, T., Lindh, L.: `Scalable architecture for real-time applications and use of bus-monitoring', Proc. Sixth Int. Conf. Real-Time Computing Systems and Applications (RTCSA ‘99), December 1999, Hong Kong, China, p. 208–211.
    16. 16)
      • Nacif, J.A., Paula, F.M., Foster, H., Coelho, C.N., Sica, F.C., Fernandes, A.O., Da Silva, D.C.: `An assertion library for on-chip white-box verification at run-time', Proc. 4th IEEE Latin American Test Workshop (LATW), February 2003, Brazil.
    17. 17)
      • Marshall, J.R., Berger, R.W.: `Advancing reconfigurable processing subsystems in spaceborne applications', Proc. 2003 IEEE Aerospace Conf., March 2003, MT, USA, 5, p. 2381–2391.
    18. 18)
      • PCItree version 2.04a, available at: http://www.pcitree.de, accessed March 2007.
    19. 19)
      • Cilardo, A., Mazzeo, A., Romano, L., Saggese, G.P.: `An FPGA-based key-store for improving the dependability of security services', Proc. IEEE Int. Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2005), February 2005, Sedona, AZ, USA, p. 389–396.
    20. 20)
      • http://www.vcc.com, accessed March 2007.
    21. 21)
      • PCI64 Virtex and Spartan Series Interface, available at: http://www.xilinx.com/, accessed March 2007.
    22. 22)
      • Alpha data ADM-XPL board, available at: http://www.alpha-data.com/adm-xpl.html, accessed March 2007.
    23. 23)
      • Busa, N., Alkadi, G., Verberne, M., Llopis, R.P., Ramanathan, S.: `RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs', Proc. 13th IEEE Int. Workshop on Rapid System Prototyping, July 2002, Darmstadt, Germany, p. 159–165.
    24. 24)
      • Ricardo, S., De Almeida, J.R.: `Run-time monitoring for dependable systems: an approach and a case study', Proc. 23rd IEEE Int. Symp. Reliable Distributed Systems (SRDS 2004), October 2004, Florianopolis, Brazil, p. 41–49.
    25. 25)
      • DeVille, R., Troxel, I., George, A.: `Performance monitoring for run-time management of reconfigurable devices', Proc. 2005 Int. Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA), June 2005, Las Vegas, NV, USA, p. 175–181.
    26. 26)
      • Kao, C.-F., Lin, C.-H., Huang, I.-J.: `Configurable AMBA on-chip real-time signal tracer', Proc. 12th Asia and South Pacific Design Automation Conf. (ASP-DAC 2007), January 2007, Yokohama, Japan, p. 114–115.
    27. 27)
      • A. Gupta . Assertion-based verification turns the corner. IEEE Des. Test Comput. , 4 , 131 - 132
    28. 28)
      • H. Liang , P. Mishra , K. Wu . Error correction on-demand: a low power register transfer level concurrent error correction technique. IEEE Trans. Comput , 2 , 243 - 252
    29. 29)
    30. 30)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20060200
Loading

Related content

content/journals/10.1049/iet-cdt_20060200
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address