Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Connection of VLSI chips to printed circuit board using stacked solder bumps

Connection of VLSI chips to printed circuit board using stacked solder bumps

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new type of flip-chip interconnection technology usingstacked solder bumps is proposed, where the diameter of theupper solder bump is less than that of the lower ones. This isto reduce the capacitance between the stacked solder bumps and the ground plane and to prolong the lifetime ofthe solder joints.

References

    1. 1)
      • L.S. Goldman , P.A. Totta . Area array solder interconnection for VLSI. Solid State Technol. , 91 - 97
    2. 2)
      • Matusi, N., Sasaki, S., Ohsaki, T.: `VLSI chip interconnection technology using stacked solder bumps', 37th ECC, 1987.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19870862
Loading

Related content

content/journals/10.1049/el_19870862
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address