Abstract
Today the main optimization parameter of digital filters is the filter order. By the aid of two implemented filters we will show that both power and speed can be enhanced if the optimization effort is made on reducing the filter coefficient lengths rather than minimizing the order. Both filters have been designed from the same specification, one as a standard minimum order filter, the other as a filter with short coefficients found by a computer search. The minimum order filter is of order three with seven bits long coefficients. The coefficient optimized filter is of order six with two bits long coefficients. Both filters were implemented with bit-serial fixed coefficient arithmetic in two's complement representation in a 0.8µ, two metal layers CMOS process. Measurements show an eightfold speedup at half the power consumption and only 30% area cost for the coefficient optimized filter.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. R. Omondi, Computer Arithmetic Systems, Prentice Hall, 1994.
A. Fettweis, “Wave Digital Filters: Theory and Practice.” Proc. of the IEEE 74, pp. 270-327, 1986.
L. Gazsi, “Explicit Formulas for Lattice Wave Digital Filters.” IEEE Transactions on Circuits and Systems 32, pp. 68-88, 1985.
S. Lawson and A. R. Mirzai, Wave Digital Filters, Ellis-Horwood, New York, 1990.
Radio Broadcasting Systems; Digital Audio Broad-casting (DAB) to mobile, portable and fixed receivers. ETS 300 401, ETSI-European Telecommunications Standards Institute, Valbonne, France, 1995.
O. Edfors, M. Sandell, J. van de Beck, D. Lindström, and F. Sjöberg, “An Introduction to Orthogonal Frequency Division Multiplexing.” Technical report, Division of signal Processing Luleå University of Technology, Sweden, 1996.
P. Nilson and M. Torkelson, “A Custom Digital Intermediate Frequency Filter for the American Mobile Telephone System.” IEEE Journal of Solid-State Circuits 32, pp. 806-815, 1997.
A. Kristensson, “Design and Analysis of Integrated OTA-C Low-Pass Filters,” Licentiate Thesis, KF-Sigma Lund, Sweden, 1997.
R. Jain, F. Catthoor, J. Vanhoof, B. J. S. De Loore, G. Goossens, N. F. Goncalvez, L. J. M. Claesen, J. K. J. Van Ginderdeuren, J. Vandewalle, and H. J. De Man, “Custom Design of a VLSI PCM-FDM Transmultiplexer from System Specifications to Circuit Layout Using & Computer-Aided Design System,” IEEE Journal of Solid-State Circuits 21, pp. 73-85, 1986.
S. Hara, K. Fukui, M. Okada and N. Morinaga, “Multicarrier Modulation Technique for Broadband Indoor Wireless Communication,” Proc. Fourth International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC'93) pp. 132-136, Yokohama, Japan, 1993.
N. Tan, “A 1.5-V 3-mW 10-bit 50 Ms/s CMOS DAC with Low Distortion and Low Intermodulation in Standard Digital CMOS Process,” Proc. of the 1997 IEEE Custom Integrated Circuits Conference (CICC'97) Santa Clara, USA, pp. 599-602, 1997.
P. Nilsson and M. Torkelson, “A Monolithic Digital Clock-Generator for On-Chip Clocking of Custom DSP.” IEEE Journal of Solid-State Circuits 31, pp. 162-165, 1993.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Åstroöm, P., Nilsson, P. & Torkelson, M. Power Reduction in Custom CMOS Digital Filter Structures. Analog Integrated Circuits and Signal Processing 18, 97–105 (1999). https://doi.org/10.1023/A:1008311805609
Issue Date:
DOI: https://doi.org/10.1023/A:1008311805609