Abstract
This paper develops an improved analysis of ATM switching architectures adopting a replicated banyan interconnection network provided with dedicated input and output queues, one per switch inlet and outlet. Two different plane selection policies are studied, random choice and alternate sharing, and two different operation modes are considered for the interaction between input and output queues, backpressure and output queue loss. These different internal operations are ranked in terms of traffic performance and the problem of optimal allocation of a given buffer budget between input and output queues is addressed. The analysis, which assumes that the network is loaded by uniform traffic, always provides conservative results whereas known models are less accurate and give optimistic traffic results. Packet delay and loss probability performance is evaluated for the ATM switch and its accuracy is assessed using computer simulation also in comparison with results given by previous models.
Similar content being viewed by others
References
R.Y. Awdeh and H.T. Mouftah, The expanded delta fast packet switch, in: Proc. of ICC '94, New Orleans, 1994, pp. 397–401.
D. Basak, A.K. Choudhury and E.L. Hahne, Sharing memory in banyan-based ATM switches, IEEE Journal on Selected Areas in Communications 15(5) (1997) 881–891.
G. Corazza and C. Raffaelli, Performance evaluation of input-buffered replicated banyan networks, IEEE Transactions on Communications 41(6) (1993) 841–845.
W.E. Denzel, A.P.J. Engbersen, I. Iliadis and G. Karlsson, A highly modular packet switch for Gb/s rates, in: Proc. of Internat. Switching Symposium, Jokohama, Japan, October 1992.
J.N. Giacopelli, J.J. Hickey, W.S. Marcus, W.D. Sincoskie and M. Littlewood, Sunshine: A high performance self routing broadband packet switch architecture, IEEE Journal on Selected Areas in Communications 9(8) (1991) 1289–1298.
S. Gianatti and A. Pattavina, Performance analysis of ATM banyan networks with shared queueing-Part I: random offered traffic, IEEE/ACM Transactions on Networking 2(4) (1994) 398–410.
M. Guizani and A.I. Al-Fuquha, A new queuing strategy for large scale ATM switches, Communications Magazine 39(12) (2001) 142–146.
A. Huang and S. Knauer, Starlite: A wideband digital switch, in: Proc. of GLOBECOM 84, Atlanta, GA, November 1984, pp. 121–125.
J. Hui and E. Arthurs, A broadband packet switch for integrated transport, Journal on Selected Areas in Communications 5(8) (1987) 1264–1273.
H. Kim, K. Kim and Y. Lee, Derivation of the mean cell delay and cell loss probability for multiple input-queued switches, IEEE Communications Letters 4(4) (2000) 140–142.
M. Kumar and J.R. Jump, Generalized delta networks, in: IEEE Proc. of Internat. Conf. on Parallel Processing 1983, August 1983, pp. 10–18.
T.T. Lee, A modular architecture for very large packet switches, IEEE Transactions on Communications 38(7) (1990) 1097–1106.
G. Nong, J.K. Muppala and M. Hamdi, Analysis of nonblocking ATM switches with multiple input queues, IEEE Transactions on Networking 7(1) (1999) 60–74.
E. Oki and N. Yamanaka, Tandem-crosspoint ATM switch with input and output buffers, IEEE Communications Letters 2(7) (1998) 189–191.
D.C.W. Pao and S.P. Lam, Look-ahead reservation-based scheduling for input-output buffered ATM switch, Proceedings of the IEE Communications I45(4) (1998) 234–240.
J.H. Patel, Performance of processor-memory interconnections for multiprocessor, IEEE Transactions on Computers 30(10) (1981) 771–780.
A. Pattavina, An ATM switch architecture for provision of integrated broadband services, IEEE Journal on Selected Areas in Communications 9(9) (1991) 1537–1548.
A. Pattavina and G. Bruzzi, Analysis of input and output queueing for nonblocking ATM switches, IEEE/ACM Transaction on Networking 1(3) (1993) 314–328.
M. Saleh and M. Atiquzzaman, Exact model for analysis of shared buffer ATM switches with arbitrary traffic distribution, Proceedings of the IEE Communications I48(2) (2001) 63–69.
T.H. Szymanski and S.Z. Shaikh, Markov chain analysis of fast packet switched crossbars and banyan with input, output and combined input-output queueing, in: Proc. of INFOCOM '89, Ottawa, Canada, April 1989, pp. 960–971.
Y.S. Yeh, M.G. Hluchyj and A.S. Acampora, The knockout switch: A simple, modular architecture for high-performance packet switching, Journal on Selected Areas in Communications 5(8) (1987) 1274–1283.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Pattavina, A., Catania, C. Performance Analysis of ATM Replicated Banyan Networks with External Input–Output Queueing. Telecommunication Systems 23, 149–170 (2003). https://doi.org/10.1023/A:1023677020969
Issue Date:
DOI: https://doi.org/10.1023/A:1023677020969