Abstract
The purpose of this paper is to present a methodology and tools for the design and test of an EN298 compliant ASIC chip for a safety-critical gas burner control system. Safe operation, as far as the critical variable is concerned, is guaranteed in the presence of two simultaneous faults. Emphasis is put on circumventing methodology, EDA (Electronic Design Automation) and foundry limitations and on product certification requirements.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2000.
European Committee for Standardization, “EN298—Automatic Gas Burner Control Systems for Gas Burners and Gas Burning Appliances with or without Fans,” October 1993.
H. Fujiwara, Logic Testing and Design for Testability,MIT Press Series in Comp. Systems, 1985.
F.M. Goncalves and J.P. Teixeira, “Defect-Oriented Sampling of Non-Equally Probable Faults in VLSI Systems,” Journal of Electronic Testing, Theory and Application (JETTA), vol. 15, no. 1/2, pp. 41–52, Aug./Oct. 1999.
N.K. Jha and S. Kundu, Testing and Reliable Design of CMOS Circuits, Norwell, MA: Kluwer Academic Publishers, 1990.
N.K. Jha and S.-J. Wang, “Design and Synthesis of Self-Checking VLSI Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 6, pp. 878–887, June 1993.
M. Lubaszewski and B. Courtois, “Reliable Fail-Safe Systems,” in Proc. Asian Test Symp. (ATS), 1993, pp. 32–37.
E.J. McCluskey and Ch.-W. Tseng, “Stuck-Fault Tests vs. Actual Defects,” in Proc. Int. Test Conf. (ITC), 2000, pp. 336–343.
C. Metra, M. Favalli, P. Olivo, and B. Ricco, “Design of CMOS Checkers with Improved Testability of Bridging and Transistor Stuck-on Faults,” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 6, pp. 7–22, Feb. 1995.
S. Mitra and E.J. McCluskey, “Which Concurrent Error Detection Scheme to Choose?” in Proc. Int. Test Conf. (ITC), 2000, pp. 985–994.
M. Nicolaidis, “Fault Secure PropertyVersus Strongly Code Disjoint Checkers,” IEEE Transactions on Computer-Aided Design (CAD), vol. 13, no. 5, pp. 651–658, May 1994.
M.B. Santos, F.M. Goncalves, I.C. Teixeira, and J.P. Teixeira, “Defect-Oriented Test Quality Assessment Using Fault Sampling and Simulation,” in Proc. Int. Test Conf. (ITC), 1998, pp. 35–42.
M.B. Santos, F.M. Goncalves, I.C. Teixeira, and J.P. Teixeira, “Defect-OrientedVerilog Fault Simulation of SoC Macros using a Stratified Fault Sampling Technique,” in Proc. IEEE VLSI Test Symp. (VTS), 1999, pp. 326–332.
M.B. Santos and J.P. Teixeira, “Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL,” in Proc. Design Automation and Test in Europe (DATE), March 1999, pp. 549–553.
J.J.T. Sousa, F.M. Goncalves, J.P. Teixeira, C. Marzocca, F. Corsi, and T.W. Williams, “Defect Level Evaluation in an IC Design Environment,” IEEE Transactions. on Computer-Aided Design (CAD), vol. 15, no. 10, pp. 1286–1293, 1996.
J.F. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications, Amsterdam: North-Holland, 1978.
L.C. Wang, R. Mercer, and T.W. Williams, “On the Decline of Testing Efficiency as Fault Coverage Approaches 100%,” in Proc. IEEE VLSI Test Symp. (VTS), 1995, pp. 74–83.
Ch. Zeng, N. Saxena, and E.J. McCluskey, “Finite State Machine Synthesis with Concurrent Error Detection,” in Proc. Int. Test Conf. (ITC), 1999, pp. 672–679.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Gonçalves, F., Santos, M., Teixeira, I. et al. Design and Test of a Certifiable ASIC for a Safety-Critical Gas Burner Control System. Journal of Electronic Testing 18, 285–294 (2002). https://doi.org/10.1023/A:1015083105421
Issue Date:
DOI: https://doi.org/10.1023/A:1015083105421