Abstract
Tecs is a test case development methodology for the functional validation of large electronic systems, typically consisting of several custom hardware and software components. The methodology determines a hierarchical top-down test case development process including test case specification, validation, partitioning and implementation. The test case development process addresses the functional validation of the system and its components such as ASICs, boards, HW and software modules; it does not facilitate timing or performance verification. The system functions are used to define test cases at the system level and to derive sub-functions for the system components. Test cases are specified, using a special purpose formalism, and validated before they are applied to the system under test. Furthermore, we propose a technique to partition test cases corresponding to the partitioning of the system into sub-systems and components. This technique can significantly reduce system simulation time because it allows the full validation of system functions by simulation at the sub-system and component level. The system model need only be simulated with a reduced set of stimuli to validate the interfaces between sub-systems. We present a test case specification language and tools that support the proposed methodology. The validation of a switching function illustrates methodology, language, and tools.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Albrecht, T. 1995. Concurrent design methodology and configuration management of the Siemens EWSD-CCS7E processor system simulation. Proceedings of the 32nd Design Automation Conference.
Albrecht, T., Notbauer, J., and Rohringer, S. 1998. HW/SW coverification, performance stimation & benchmark for a 24 embedded RISC core design. Proceedings of the Design Automation Conference.
Gajski, D. D., Vahid, F., Narayan, S., and Gong, J. 1994. Specification and Design of Embedded Systems. Prentice Hall.
Fröhlich, M., and Werner, M. 1996. The graph visualization system daVinci—a user interface for applications. Technical Report No. 5/94. Department of Computer Science, University of Bremen.
Z. 120 MSC. 1994. Message Sequence Charts. Geneva: ITU.
Boriello, G. 1992. Formalized timing diagrams. European Design Automation Conference pp. 372–377.
Calvez, J. P. 1993. Embedded Real-Time Systems. John Wiley & Sons.
Harel, D. 1987. Statecharts: A visual formalism for complex systems. Science of Computer Programming 8: 231–274.
Synopsys Inc. Hardware/Software Co-Verification. http://www.synopsys.com/products/hwsw/hwsw.html.
Jantsch, A., Notbauer, J., and Albrecht, T. 1997. Test case development for large telecom systems. Proceedings of the International High-level Design Validation and Test Workshop.
Notbauer, J. 1996. Testfall und Testfallumgebung: Spezifikation in VHDL basierend auf Ereignissen und Zuständen, Masters thesis, Technische Universität Graz, Austria.
Perry, W. 1995. Effective Methods for Software Testing. John Wiley & Sons.
Second Workshop on System Design Languages. 1997. http://www.ecsi.org/ecsi/Doc/OtherDoc/SLDL, Italy.
Forum on Design Languages. 1998. http://c3iwww.epfl.ch/fd198/. Lausanne.
VSI System Level Design Model Taxonomy, version 1.0. 1998. Virtual Socket Interface Alliance.
VSI Alliance Roadmap, version 1.0. 1997. Virtual Socket Interface Alliance.
Poston, R. M. 1994. Automated testing from object models. Communications of the ACM 37(9) 48–58.
Weyuker, E. J., and Jeng, B. 1991. Analyzing partition testing strategies. IEEE Transactions on Software Engineering 17(7) 703–711.
Beizer, B. 1995. Black-box Testing. John Wiley & Sons.
Beizer, B. 1990. Software Testing Techniques. New York: Van Nostrand Reinhold.
Tree and Tabular Combined Notation (TTCN) ISO/IEC 9646–3, ISO, 1992.
ITEX Methodology Guidelines, Telelogic Tau 3.4, Telelogic AB, Malmö, Sweden, 1998.
ITEX Getting Started, Telelogic Tau 3.4, Telelogic AB, Malmö, Sweden, 1998.
Methodology Guidelines—Part 1: The SOMT Method, SDT 3.2, Telelogic AB, Malmö, Sweden, 1997.
Sidhu, D. P., and Leung, T.-K. 1989. Formal methods for protocol testing: a detailed study. IEEE Transactions on Software Engineering 15(4): 413–426.
Perry, W. E., and Rice, R. W. 1997. Surviving the Top Ten Challenges of Software Testing: A People-Oriented Approach. Dorset House Publishing Co.
Ostrand, T., Anodide, A., Foster, H., and Goradia, T. 1998. A visual test development environment for GUI systems. ACM International Symposium on Software Testing and Analysis (ISSTA).
Ntafos, S. C. 1988. A comparison of some structural testing strategies. IEEE Transactions on Software Engineering 14(6): 868–874.
Ostrand, T. J. 1994. Categories of testing. Encyclopedia of Software Engineering. John Wiley & Sons, edited by John Marciniak, pp. 90–93.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Jantsch, A., Notbauer, J. & Albrecht, T. Functional Validation of Mixed Hardware/Software Systems based on Specification, Partitioning, and Simulation of Test Cases. Design Automation for Embedded Systems 5, 83–113 (2000). https://doi.org/10.1023/A:1008943617450
Issue Date:
DOI: https://doi.org/10.1023/A:1008943617450