Abstract
We present DG2VHDL, a design tool which can automatically translate abstract algorithmic descriptions, known as Dependence Graphs, to synthesizable VHDL models and testbenches representative of distributed memory and control processor arrays, known as Signal Flow Graphs. This translation facilitates the rapid exploration of the large space of available parallel architectures for a given problem and frees the designer from having to code and test separately, using a Hardware Description Language, every candidate architecture under consideration. It is shown that the quality and scalability of the automatically generated VHDL models is near optimal, in the sense that the time required to synthesize them as well as the area of the resulting hardware grows at the lowest possible rate with the problem size. This makes possible the high level synthesis of processor arrays for large size real world problems, such as the computation of the Discrete Wavelet Transform and the estimation of Higher Order Statistics, that are presented as case studies.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988.
D.I. Moldovan, Parallel Processing: From Applications to Systems, Morgan Kaufmann Publishers, 1993.
Synopsys, Synopsys Online Documentation Collection.
D.W. Knapp, Behavioral Synthesis. Digital System Design Using the Synopsys Behavioral Compiler, Prentice Hall, 1996.
D. Knapp, T. Ly, and R. Miller, “Behavioral synthesis methodology for HDL-based specification and validation,” 32nd ACM/IEEE Design Automation Conference, 1995.
G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.
J. Bonk, A. Stone, and E.S. Manolakos, “Synthesis of array architectures of block matching motion estimation: Design exploration using the tool DG2VHDL,” Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, IEEE Press, pp. 1925–1928, 1999.
R. Annamalai, “Design and synthesis of maximum throughput parallel array architectures for real-time image transforms,” Master's thesis, ECE Dept., Northeastern University, Boston, MA, 1998.
M.B. Srivastava and R.W. Broderson, “SIERA: A unified framework for rapid-prototyping of system-level hardware and software,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No.6, pp. 676–693, 1995.
M.B. Srivastava, B.C. Richards, and R.W. Broderson,“System level hardware module generation,” IEEE Trans. on Very Large Scale Integration Systems, Vol. 3, No.1, pp. 20–35, 1995.
J. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, “Ptolemy: A framework for simulating and prototyping heterogenous systems,” International Journal of Computer Simulation, Vol. 4, pp. 155–182, 1994 (special issue on Simulation Software Development).
J. Rabaey, H. DeMan, J. Vanhoof, G. Gooseus, and F. Catthoor, Cathedral-II: A Synthesis System for Multiprocessor DSP Systems, Addison-Wesley Pub. Co., pp. 311–360, 1988.
D. Genin, P. Hilfinger, C. Scheers J. Rabaey, and H. DeMan, DSP specification using the Silage language. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 1057–1060, 1990.
P.E.R. Lippens, J.L. van Meerbergen, W.F.J. Verhaegh, and A. van der Werf, “Modular design and hierarchical abstraction in PHIDEO,” in VLSI Signal Processing VI, pp. 197–205, 1993.
D.W. Trainor, R.F. Woods, and J.V. McCanny, “Architectural synthesis of digital signal processing algorithms using IRIS,” Journal of VLSI Signal Processing, Vol. 16, No.1, pp. 41–55, 1996.
M. Potkonjak and J. Rabaey, “Exploring the algorithmic design space using high level synthesis,” VLSI Signal Processing VI, pp. 129–131, 1993.
M. Potkonjak and J. Rabaey, “Area-time high level synthesis laws: Theory and practice,” VLSI Signal Processing VII, pp. 53–62, 1994.
M. Potkonjak and A. Chandrakasan, “Synthesis and selection of DCT algorithms using behavioral synthesis-based space exploration,” Proceedings of the IEEE International Conference on Image Processing, pp. 65–68, 1995.
M. Vaupel, T. Grotker, and H. Meyr, “COMBOX: Librarybased generation of vhdl modules,” VLSI Signal Processing IX, pp. 293–302, 1996.
W. Burleson and B. Jung, “ARREST: An interactive graphic analysis tool for VLSI arrays,” Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 149–162, 1992.
S.V. Rajopadhye and R.M. Fujimoto, “Synthesizing systolic arrays from recurrence equations,” Parallel Computing, Vol. 14, No.2, pp. 163–189, 1990.
L. Bougé and D. Cachera, “A logical framework to prove properties of ALPHA programs,” Proceedings of the IEEE International Conference on Application-Specific Systems and Processors, pp. 187–198, 1997.
C. Dezan and P. Quinton, “Verification of regular architectures using ALPHA: A case study,” Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 164–175, 1994.
F. de Dinechin, “Libraries of schedule-free operators in ALPHA,” Proceedings of the IEEE International Conference on Application-Specific Systems and Processors, pp. 239–248, 1997.
D.K. Wilde and O. Sié, “Regular array synthesis using ALPHA,” Proceedings of the IEEE International Conference on Application Specific Array Processors, pp. 200–211, 1994.
S.Y. Kung and S.N. Jean, “A VLSI array compiler (VACS) for array design,” VLSI Signal Processing III, IEEE Press, pp. 495–508, 1988.
J.W. Yeh, W.J. Cheng, and C.W. Jen, “VASS-a VLSI array system synthesizer,” Journal of VLSI Signal Processing, Vol. 12, No.2, pp. 135–138, 1996.
A. Stone and E.S. Manolakos, “Using DG2VHDL to synthesize anFPGAimplementation of the 1-D discretewavelet transform,” Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS), pp. 489–498, 1998 (received the Best Student Paper Award).
J. Fridman and E.S. Manolakos, “1-D discrete wavelet transform: Data dependence analysis and synthesis of distributed memory and control array architectures,” IEEE Trans. on Signal Processing, Vol. 45, pp. 1291–1308, 1997.
S.C. Devi, “Parallel architectures for the real time estimation of higher order moments,” Master's Thesis, ECE Dept., Northeastern University, Boston, MA, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Stone, A., Manolakos, E.S. DG2VHDL: A Tool to Facilitate the High Level Synthesis of Parallel Processing Array Architectures. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 24, 99–120 (2000). https://doi.org/10.1023/A:1008122812813
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008122812813