Abstract
MATISSE is a design environment intended for developing systems characterized by a tight interaction between control and data-flow behavior, intensive data storage and transfer, and stringent real-time requirements. Matisse bridges the gap from a system specification, using a concurrent object-oriented language, to an optimized embedded single-chip hardware/software implementation. Matisse supports stepwise exploration and refinement of dynamic memory management, memory architecture exploration, and gradual incorporation of timing constraints before going to traditional tools for hardware synthesis, software compilation, and inter-processor communication synthesis. With this approach, specifications of embedded systems can be written in a high-level programming language using data abstraction. Application of MATISSE on telecom protocol processing systems in the ATM area shows significant improvements in area usage and power consumption.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. Lippens, J. van Meerbergen, W. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," Proceedings of the IEEE International Conference on Computer Aided Design, ICCAD-93, Santa Clara, CA, Nov. 1993.
P. Chou, R. Ortega, and G. Borriello, "The Chinook hardware/ software co-synthesis system," Proceedings of the 8th International Symposium on System Synthesis, Cannes, France, Sept. 1995.
F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, Hardware-Software Co-Design of Embedded Systems: The Polis Approach, Kluwer Academic Press, June 1997.
D. Gajski, F. Vahid, S. Narayan, and J. Jong, Specification and Design of Embedded Systems, Prentice Hall, Englewood Cliffs, NJ, 1994.
D. Harel, "STATEMATE: A working environment for the development of complex reactive systems," IEEE Transactions on Software Engineering, Vol. 16, No. 4, April 1990.
T. Ben Ismail, K. O'Brien, and A. Jerraya, "Synthesis steps and design models for codesign," IEEE Computer, Special Issue on Rapid Prototyping of Micro-Electronic Systems, pp. 44–52, Feb. 1995.
P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsens, "A programming environment for the design of complex high speed ASICS," Proc. Design Automation Conference, San Francisco, June 1998.
D. Lidsky and J. Rabaey, "Early power exploration–A world wide web application," Proc. Design Automation Conference, Las Vegas, pp. 27–32, June 1996.
J. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Technical report, University of California, Berkeley, Aug. 1992.
R. Lauwereins, M. Engels, M. Adé, and J.A. Peperstraete, "Grape-II: A system-level prototyping environment for DSP applications," IEEE Computer, pp. 35–43, Feb. 1995.
K. Danckaert, F. Catthoor, and H. De Man, "System level memory optimization for hardware-software co-design," Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig, Germany, pp. 55–59, March 1997.
F. Catthoor, S. Wuytack, E. De Greef, F. Franssen, L. Nachtergaele, and H. De Man, "System-level transformations for low power data transfer and storage," in Low Power Design, B. Brodersen and A. Chandrakasan <nt>(Eds.)</nt>, IEEE Press, 1998.
B. Svantesson, S. Kumar, and A. Hemani, "A methodology and algorithms for efficient interprocess communication synthesis from system descriptions in SDL," International Conference on VLSI Design, Chennai, India, Jan. 1998.
K. Higuchi and K. Shirakawa, "Innovative system-level design environment based on FORM for transport processing systems," Proc. Design Automation and Test in Europe, Paris, France, pp. 883–890, March 1998.
J. Leao da Silva Jr., Ch. Ykman-Couvreur, and G. de Jong, "Matisse: A concurrent and object-oriented system specification language," Int. Conf. on VLSI, 1997.
A. Alles, "ATM in private networking, a tutorial," INTEROP'93, 1993.
J.-Y. Le Boudec, "The asynchronous transfer mode: A tutorial," Computer Networks and ISDN Systems, Vol. 24, pp. 279–309, 1992.
Y. Therasse, G. Petit, and M. Delvaux, "VLSI architecture of a SDMS/ATM router," Annales des Telecommunications, Vol. 48, No. 3/4, 1993.
I. Bolsens, H. De Man, B. Lin, K. Van Rompaey, S. Vercauteren, and D. Verkest. "Hardware-software codesign of telecommunication systems," IEEE Proceedings, Special Issue on Hardware-Software Codesign, Vol. 85, No. 3, pp. 391–418, March 1997.
CoWare, http://www.coware.com/.
S. Wuytack, F. Catthoor, and H. De Man, "Transforming set data types to power optimal data structures," IEEE Transactions on Computer-aided Design, Vol. CAD-15, No. 6, pp. 619–629, June 1996.
G. Attardi and T. Flagea, "A customisable memory management framework," Proceedings USENIX C++ Conference, Cambridge, MA, 1994.
P.R. Wilson, M. Johnstone, M. Neely, and D. Boles "Dynamic storage allocation: A survey and critical review," Proceedings International Workshop on Memory Management, Kinross, Scotland, UK, Sept. 1995.
P. Slock, S. Wuytack, F. Catthoor, and G. de Jong, "Fast and extensive system-level memory exploration for ATM applications," Proceedings of the 10th International Symposium on System Synthesis, Antwerp, Belgium, 1997.
S. Wuytack, F. Catthoor, G. de Jong, B. Lin, and H. De Man, "Flow graph balancing for minimizing the required memory bandwidth," Proceedings of the 9th International Symposium on System Synthesis, pp. 127–132, Nov. 1996.
M. Miranda, F. Catthoor, M. Janssen, and H. De Man, "ADOPT: Efficient hardware address generation in distributed memory architectures," Proceedings of the 9th International Symposium on System Level Synthesis, Nov. 1996.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Verkest, D., Da Silva, J.L., Ykman, C. et al. Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 21, 185–194 (1999). https://doi.org/10.1023/A:1008002332109
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008002332109