Skip to main content
SpringerLink
Log in

Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor

  • Original Research
  • Published:
SN Computer Science Aims and scope Submit manuscript

Abstract

The multiplier is one of the most essential arithmetic blocks in computer architecture, as it has an impact on the system’s overall performance. Approximate computing help in improving multiplier performance with low power consumption at the expense of computing precision. In this paper, approximate novel compressors are proposed and further used for the implementation of the proposed approximate multiplier. In the multiplication, process compressors are used for the reduction of partial products with low consumption of power. In comparison to the exact multiplier, the proposed multiplier shows efficient results in terms of Look-up tables, area, memory utilization, and power consumption. The validation of the approximate multiplier is done in an error-tolerant application. In this paper, validation is done in an image processing application for image blending which results in 23.87 dB and 22.7 PSNR values for set 1 and set 2 respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. J. Han and M. Orshansky. Approximate computing: an emerging paradigm for energy-efficient design in ETS’13, Avignon, France, May 27–31, pp. 1–6, 2013.

  2. R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, “MACACO: Modeling and analysis of circuits for approximate computing,” in ICCAD 2011, pp. 667–673.

  3. Liang J, Han J, Lombardi F. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans on Computers. 2013;63(9):1760–71.

    Article  MathSciNet  Google Scholar 

  4. K.Y. Kyaw, W.L. Goh, K.S. Yeo. Low-power high-speed multiplier for error-tolerant application IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), 2010.

  5. P. Kulkarni, P. Gupta, M. Ercegovac. Trading accuracy for power with an Underdesigned Multiplier architecture 24th International Conference on VLSI Design, 2011.

  6. Mahdiani HR, Ahmadi A, Fakhraie SM, Lucas C. Bio-Inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans Circuits Syst. 2010. https://doi.org/10.1109/TCSI.2009.2027626.

    Article  Google Scholar 

  7. C.-H. Lin, I.-C. Lin. High accuracy approximate multiplier with error correction," IEEE 31st International Conference on Computer Design (ICCD), 2013.

  8. K. Bhardwaj, P.S. Mane, J. Henkel, Power- and area-efficient approximate wallace tree multiplier for error-resilient systems," 15th International Symposium on Quality Electronic Design (ISQED), 2014.

  9. C Liu J Han F Lombardi 2014. A Low-power, high-performance approximate multiplier with configurable partial error recovery. DATE 2014 Dresten Germany

  10. Momeni A, Han J, Montuschi P, Lombardi F. Design and analysis of approximate compressors for multiplication. IEEE Trans Computers. 2014. https://doi.org/10.1109/TC.2014.2308214.

    Article  Google Scholar 

  11. Narayanamoorthy S, Moghaddam HA, Liu Z, Park T, Kim NS. Energy-efficient approximate multiplication for digital signal processing and classification applications. IEEE Trans Very Large Scale Integr Syst. 2015;23(6):1180–4.

    Article  Google Scholar 

  12. Momeni A, Han J, Montuschi P, Lombardi F. Design and analysis of approximate compressors for multiplication. IEEE Trans Comput. 2015;64(4):984–94.

    Article  MathSciNet  Google Scholar 

  13. Van Toan N, Lee J. FPGA-based multi-level approximate multipliers for high-performance error-resilient applications. IEEE Access. 2020;8:25481–97.

    Article  Google Scholar 

  14. Strollo AGM, Napoli E, De Caro D, Petra N, Meo GD. Comparison and extension of approximate 4–2 compressors for low-power approximate multipliers. IEEE Trans Circuits Syst I Regul Pap. 2020;67(9):3021–34.

    Article  MathSciNet  Google Scholar 

  15. Yang Z, Han J, Lombardi F. Approximate compressors for error-resilient multiplier design. IEEE Int Sympos Defect Fault Tolerance VLSI Nanotechnol Syst (DFTS) Amherst. 2015;2015:183–6.

    Google Scholar 

  16. Venkatachalam S, Ko S. Design of power and area efficient approximate multipliers. IEEE TransVery Large Scale Integr Syst. 2017;25(5):1782–6.

    Article  Google Scholar 

  17. C. Lin and I. Lin, "High accuracy approximate multiplier with error correction," 2013 IEEE 31st International Conference on Computer Design (ICCD), Asheville, NC, 2013, pp. 33–38.

  18. Ha M, Lee S. multipliers with approximate 4–2 compressors and error recovery modules. IEEE Embed Syst Lett. 2018;10(1):6–9.

    Article  Google Scholar 

  19. Akbari O, Kamal M, Afzali-Kusha A, Pedram M. Dual quality 42 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans Very Large Scale Integr Syst. 2017;25(4):1352–61.

    Article  Google Scholar 

  20. Sabetzadeh F, Moaiyeri MH, Ahmadinejad M. A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans Circuits Syst I Regul Pap. 2019;66(11):4200–8.

    Article  Google Scholar 

  21. Ahmadinejad M, Moaiyeri MH, Sabetzadeh F. Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. J Electron Commun AEU-Int. 2019. https://doi.org/10.1016/j.aeue.2019.152859.

    Article  Google Scholar 

  22. Thakur G, Sohal H, Jain S. Design and comparative performance analysis of various multiplier circuit. J Sci Eng Res. 2018;5(7):340–9.

    Google Scholar 

  23. G. Thakur, H. Sohal and S. Jain. Design and analysis of high-speed parallel prefix adder for digital circuit design applications 2020 International Conference on Computational Performance Evaluation (ComPE), Shillong, India, 2020, pp. 095–100.

  24. Jeon D, Seok M, Zhang Z, Blaauw D, Sylvester D. Design methodology for voltage-overscaled ultra-low-power systems. IEEE Trans Circuits Syst II Express Briefs. 2012;59(12):952–6.

    Google Scholar 

  25. Edavoor PJ, Raveendran S, Rahulkar AD. Approximate multiplier design using novel dual-stage 4:2 compressors. IEEE Access. 2020;8:48337–51.

    Article  Google Scholar 

  26. Ansari MS, Jiang H, Cockburn BF, Han J. Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J Emerg SelectTopics Circuits Syst. 2018;8(3):404–16.

    Article  Google Scholar 

  27. Thakur G, Sohal H, Jain S. A novel parallel prefix adder for optimized Radix-2 FFT processor. Multidimension Syst Signal Process. 2021;32:1041–63.

    Article  Google Scholar 

  28. Thakur G, Sohal H, Jain S. A novel ASIC-based variable latency speculative parallel prefix adder for image processing application. Circuits Syst Signal Process. 2021. https://doi.org/10.1007/s00034-021-01741-6.

    Article  Google Scholar 

  29. Esposito D, Strollo AGM, Napoli E, De Caro D, Petra N. Approximate multipliers based on new approximate compressors. IEEE Trans Circuits Syst I Regul Pap. 2018;65(12):4169–82.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Chandigarh University, Gharuan, Punjab, India

    Garima Thakur

  2. Department of ECE, Jaypee University of Information Technology, Solan, H.P, India

    Harsh Sohal & Shruti Jain

Authors
  1. Garima Thakur
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Harsh Sohal
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Shruti Jain
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Garima Thakur.

Ethics declarations

Conflict of interest

Not applicable.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This article is part of the topical collection “AI Based Internet of Healthcare: Analysis and Future Perspectives” guest edited by Diganta Sengupta, Debashis De and Prasenjit Bhadra.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Thakur, G., Sohal, H. & Jain, S. Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor. SN COMPUT. SCI. 5, 457 (2024). https://doi.org/10.1007/s42979-024-02738-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s42979-024-02738-z

Keywords

Search

Navigation