Abstract
Reversible ternary logic is a promising new research for the future of quantum computing, which has several advantages over the binary ones. In this paper, an effective design of reversible ternary coded decimal (TCD) adder/subtractor is proposed. For this purpose, at first, we propose a new reversible ternary full-adder, called comprehensive reversible ternary full-adder, using the ternary logic capabilities that can sum four ternary values and produce two ternary outputs. Moreover, we implement a 3-qutrit ripple carry adder (RCA). Then, we propose a quantum realization of TCD error detector circuit. Next, a novel quantum reversible TCD adder and a novel quantum reversible TCD subtractor are designed and implemented using the proposed 3-qutrit RCA and the proposed TCD error detector. Finally, by merging these two circuits, we propose an effective quantum realization of reversible TCD adder/subtractor. The results of evaluations show that the proposed circuits are superior or similar to related counterpart works in terms of constant input, garbage outputs, hardware complexity and quantum cost criteria.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Amirthalakshmi T, Raja SS (2018) Design and analysis of low power 8-bit ALU on reversible logic for nanoprocessors. J Ambient Intell Humaniz Comput. https://doi.org/10.1007/s12652-018-1074-y
Ariafar Z, Mosleh M (2019) Effective designs of reversible vedic multiplier. Int J Theor Phys 58:2556–2574. https://doi.org/10.1007/s10773-019-04145-0
Asadi M, Mosleh M, Haghparast M (2020) An efficient design of reversible ternary fulladder/fullsubtractor with low quantum cost. Quantum Inf Process 19:204. https://doi.org/10.1007/s11128-020-02707-4
Babu HMH, Mia MS (2016) Design of a compact reversible fault tolerant division circuit. Microelectron J 51:15–29. https://doi.org/10.1016/j.mejo.2016.01.003
Barbieri C, Moraga C (2020) On the complexity of the cycles based synthesis of ternary reversible circuits. arXiv preprint arXiv:2002-07498
Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17:525–532. https://doi.org/10.1147/rd.176.0525
Biswas AK (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J. https://doi.org/10.1016/j.mejo.2008.04.003
Deibuk V, Biloshytskyi A (2015a) Genetic synthesis of new reversible/quantum ternary comparator. Adv Electr Comput Eng 15:147–152
Deibuk VG, Biloshytskyi AV (2015b) Design of a ternary reversible/quantum adder using genetic algorithm. Int J Inf Technol Comput Sci (IJITCS) 7:38–45. https://doi.org/10.5815/ijitcs.2015.09.06
Haghparast M, Wille R, Monfared AT (2017) Towards quantum reversible ternary coded decimal adder. Quantum Inf Process 16(11):284. https://doi.org/10.1007/s11128-017-1735-3
Hu Z, Deibuk V (2018) Design of ternary reversible/quantum sequential elements. J Thermoelectr 1:5–17
Islam MS, Rahman MM, Begum Z, Hafiz MZ, Al Mahmud A (2009) Synthesis of fault tolerant reversible logic circuits. In: Paper presented at the IEEE circuits and systems international conference on testing and diagnosis, pp 1–4. https://doi.org/10.1109/CAS-ICTD.2009.4960883
Karthikeyan S, Jagadeeswari M (2020) Performance improvement of elliptic curve cryptography system using low power, high speed 16 × 16 Vedic multiplier based on reversible logic. J Ambient Intell Humaniz Comput. https://doi.org/10.1007/s12652-020-01795-5
Khan MMA (2002) Design of full-adder with reversible gates. In: Paper presented at the international conference on computer and information technology, Dhaka, Bangladesh, pp 515–519
Khan MH (2004) Quantum realization of ternary Toffoli gate. In: Paper presented at the proceedings of the 3rd international conference on electrical and computer engineering, pp 264–266
Khan MHA (2006) Design of reversible quantum ternary multiplexer and demultiplexer. Eng Lett 13(2)
Khan MH (2008a) A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry. J Syst Archit 54:1113–1121. https://doi.org/10.1016/j.sysarc.2008.05.002
Khan MHA (2008b) Synthesis of quaternary reversible/quantum comparators. J Syst Archit 54:977–982. https://doi.org/10.1016/j.sysarc.2008.04.006
Khan MH (2014) Design of ternary reversible sequential circuits. In: Paper presented at the 8th International conference on electrical and computer engineering, pp 140–143. https://doi.org/10.1109/ICECE.2014.7026823
Khan M (2020) Online testing of ternary reversible multiple-controlled unary gate circuits. J Mult Valued Log Soft Comput 34:105–127
Khan MH, Perkowski MA (2007) Quantum ternary parallel adder/subtractor with partially-look-ahead carry. J Syst Archit 53:453–464. https://doi.org/10.1016/j.sysarc.2007.01.007
Klimov A, Guzman R, Retamal J, Saavedra C (2003) Qutrit quantum computer with trapped ions. Phys Rev A 67:062313. https://doi.org/10.1103/PhysRevA.67.062313
Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183–191. https://doi.org/10.1147/rd.53.0183
Lisa NJ, Babu HMH (2015) Design of a compact ternary parallel adder/subtractor circuit in quantum computing. In: Paper presented at the IEEE international symposium on multiple-valued logic, pp 36–41. https://doi.org/10.1109/ISMVL.2015.23
Mandal SB, Chakrabarti A, Sur-Kolay S (2011) Synthesis techniques for ternary quantum logic. In: 41st IEEE international symposium on multiple-valued logic, 2011. IEEE, pp 218–223. https://doi.org/10.1109/ISMVL.2011.55
Mc Hugh D, Twamley J (2005) Trapped-ion qutrit spin molecule quantum computer. New J Phys 7:174. https://doi.org/10.1088/1367-2630/7/1/174
Mercy Nesa Rani P, Datta K (2020) Improved ternary reversible logic synthesis using group theoretic approach. J Circuits Syst Comput. https://doi.org/10.1142/S0218126620501923
Miller DM, Dueck GW, Maslov D (2004) A synthesis method for MVL reversible logic [multiple value logic]. In: 34th international symposium on multiple-valued logic, 2004. IEEE, pp 74–80. https://doi.org/10.1109/ISMVL.2004.1319923
Mohammadi M, Eshghi M, Haghparast M (2008) On design of multiple-valued sequential reversible circuits for nanotechnology based systems. In: Paper presented at the TENCON 2008-2008 IEEE Region 10 Conference, pp 1–6. https://doi.org/10.1109/TENCON.2008.4766407
Monfared AT, Haghparast M (2015) Novel design of quantum/reversible ternary comparator circuits. J Comput Theor Nanosci 12:5670–5673. https://doi.org/10.1166/jctn.2015.4701
Monfared AT, Haghparast M (2016) Design of new quantum/reversible ternary subtractor circuits. J Circuits Syst Comput 25:1650014. https://doi.org/10.1142/S0218126616500146
Monfared AT, Haghparast M (2017a) Design of novel quantum/reversible ternary adder circuits. Int J Electron Lett 5:149–157. https://doi.org/10.1080/21681724.2016.1138242
Monfared AT, Haghparast M (2017b) Designing new ternary reversible subtractor circuits. Microprocess Microsyst 53:51–56. https://doi.org/10.1016/j.micpro.2017.06.022
Monfared AT, Haghparast M (2019) Quantum ternary multiplication gate (QTMG): toward quantum ternary multiplier and a new realization for ternary toffoli gate. J Circuits Syst Comput 29(05):2050071. https://doi.org/10.1142/S0218126620500711
Muthukrishnan A, Stroud CR (2000) Multi-valued logic gates for quantum computation. Phys Rev A 62(5):052309. https://doi.org/10.1103/PhysRevA.62.052309
Niknafs A, Mohammadi M (2013) Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don’t cares. Integration 46:189–196. https://doi.org/10.1016/j.vlsi.2012.01.002
Noorallahzadeh M, Mosleh M (2019a) Efficient designs of reversible latches with low quantum cost. IET Circuits Dev Syst 13:806–815. https://doi.org/10.1049/iet-cds.2018.5240
Noorallahzadeh M, Mosleh M (2019b) Parity-preserving reversible flip-flops with low quantum cost in nanoscale. J Supercomput. https://doi.org/10.1007/s11227-019-03074-3
Panahi MM, Hashemipour O, Navi K (2018) A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates. Integration 62:353–361. https://doi.org/10.1016/j.vlsi.2018.04.014
Panahi MM, Hashemipour O, Navi K (2019) A novel design of a multiplier using reversible ternary gates. IETE J Res. https://doi.org/10.1080/03772063.2019.1567274
Perkowski M et al (2001) A general decomposition for reversible logic. http://archives.pdx.edu/ds/psu/12892
PourAliAkbar E, Mosleh M (2019) An efficient design for reversible wallace unsigned multiplier. Theor Comput Sci 773:43–52. https://doi.org/10.1016/j.tcs.2018.06.007
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Asadi, MA., Mosleh, M. & Haghparast, M. A novel reversible ternary coded decimal adder/subtractor. J Ambient Intell Human Comput 12, 7745–7763 (2021). https://doi.org/10.1007/s12652-020-02499-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-020-02499-6