Abstract
In this paper, a 2D analytical potential model for n + SiGe Gate stacked linearly graded work function Vertical TFET (n + SiGe GS-LGW-VTFET) is developed with incorporating the effect of source and drain depletion region towards the channel. The proposed novel structure is developed from linearly graded for equalizing disruption of the work function having symmetric potential distribution effect on the device channel, which noticeably improve the device performance by reducing the short channel effect. The Poisson equation is solved in terms of channel surface potential and electric field using the parabolic approximation approach. This model also used some accurate analysis by employing the SiO2 and HfO2 with gate stacking method in order to increase the better gate control over the channel length. This model can initially forecast with the effect of gate-source voltage (Vgs) and drain-source voltage (Vds) thereafter gate oxide thickness, linearly graded work function, and SiGe mole fraction. The electric field is derived using the surface potential model, and thereafter, in order to extract the drain current characteristics, our suggested model accounts for the variables of the Kane model by integrating the band-to-band tunneling generation rate over the tunneling region. The proposed model efficiency has been confirmed by the drive characteristics of our model are in coincides nicely with that of simulation results.
Similar content being viewed by others
Availability of Data and Materials
Not Applicable.
References
Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, Wong H-SP (2001) Device scaling limits of Si MOSFETs and their application dependencies. Proceedings of the IEEE 89(3):259–288. https://doi.org/10.1109/5.915374
Koswatta SO, Lundstrom MS, Nikonov DE (2009) Performance comparison between pin tunneling transistors and conventional MOSFETs. IEEE Transactions on Electron Devices 56(3):456–465. https://doi.org/10.1109/TED.2008.2011934
Choi WY, Park B-G, Lee JD, Liu T-JK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Letters 28(8):743–745. https://doi.org/10.1109/LED.2007.901273
Yasin Khatami, Kaustav Banerjee, “Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy- Efficient Digital Circuits,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 11, pp.2752–2760, NOVEMBER2009.DOI:https://doi.org/10.1109/TED.2009.2030831, 2009
Kumar P, Sharma SK (2020) Comparative Analysis of Nanowire Tunnel Field Effect Transistor for Biosensor Applications. Silicon:1–8
Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 2015
Sharma SK, Raj B, Khosla M (2017) Subthreshold performance of in 1–x Ga x as based dual metal with gate stack cylindrical/surrounding gate nanowire MOSFET for low power analog applications. Journal of Nanoelectronics and Optoelectronics 12(2):171–176
Sharma SK, Raj B, Khosla M (2019) Enhanced photosensitivity of highly spectrum selective cylindrical gate I n 1− x G ax A s nanowire MOSFET photodetector. Modern Physics Letters B 33(12):1950144
Prabhat V, Dutta AK (2016) Analytical surface potential and drain current models of dual-metal-gate dual-gate tunnel-FETs. IEEE Transactions on Electron Devices 63(5):2190–2196. https://doi.org/10.1109/TED.2016.2541181
Singh S, Raj B (2020) Modeling and simulation analysis of SiGe heterojunction double gate vertical t-shaped tunnel FET. Superlattice Microst 142:106496
Pandey, Pratyush, Rajat Vishnoi, and M. Jagadesh Kumar. "A full-range dual material gate tunnel field effect transistor drain current model considering both source and drain depletion region band-to-band tunneling." Journal of Computational Electronics 14.1 (2015): 280–287. DOIhttps://doi.org/10.1007/s10825-014-0649-x
Singh S, Raj B (2019) Design and analysis of a heterojunction vertical t-shaped tunnel field effect transistor. J Electron Mater 48(10):6253–6260
Garg D, Wadhwa G, Singh S, Raman A, Raj B (2021) Surface potential and drain current 2D analytical modeling of low power double gate tunnel FET. Trans Electr Electron Mater:1–10
Singh S, Raj B (2021) Analytical and compact modeling analysis of a SiGe hetero-material vertical L-shaped TFET. Silicon:1–11
Singh, Shailendra, and Balwinder Raj. "Vertical tunnel-fet analysis for excessive low power digital applications." In 2018 First International Conference on Secure Cyber Computing and Communication (ICSCCC), pp. 192–197. IEEE, 2018
Badgujjar S, Wadhwa G, Singh S, Raj B (2020) Design and analysis of dual source vertical tunnel field effect transistor for high performance. Trans Electr Electron Mater 21(1):74–82
Komalavalli S, Samuel TSA, Vimala P (2019) Performance analysis of triple material tri gate TFET using 3D analytical modelling and TCAD simulation. AEU-International Journal of Electronics and Communications 110:152842
Gupta SK, Kumar S (2019) Analytical modeling of a triple material double gate TFET with hetero-dielectric gate stack. Silicon 11(3):1355–1369
Kumar R, Bala S, Kumar A (2021) Study and analysis of advanced 3D multi-gate Junctionless transistors. Silicon:1–15
Blaeser, S., S. Glass, C. Schulte-Braucks, K. Narimani, N. V. D. Driesch, S. Wirths, A. T. Tiedemann et al. "Novel SiGe/Si line tunneling TFET with high Ion at low VDD and constant SS." In 2015 IEEE International Electron Devices Meeting (IEDM), pp. 22–3. IEEE, 2015
Kumar M (2013) Jagadesh, and Sindhu Janardhanan. "doping-less tunnel field effect transistor: design and investigation.". IEEE transactions on Electron Devices 60(10):3285–3290
Wu C, Huang R, Huang Q, Wang C, Wang J, Wang Y (2014) An analytical surface potential model accounting for the dual-modulation effects in tunnel FETs. IEEE Transactions on Electron Devices 61(8):2690–2696. https://doi.org/10.1109/TED.2014.2329372
Deb S, Singh NB, Islam N, Sarkar SK (2011) Work function engineering with linearly graded binary metal alloy gate electrode for short-channel SOI MOSFET. IEEE transactions on nanotechnology 11(3):472–478
Tsui B-Y, Huang C-F (2003) Wide range work function modulation of binary alloys for MOSFET application. IEEE Electron Device Letters 24(3):153–155
Manna B (2012) Saheli Sarkhel, Nurul Islam, S. Sarkar, and Subir Kumar Sarkar. "spatial composition grading of binary metal alloy gate electrode for short-channel SOI/SON MOSFET application.". IEEE Transactions on Electron Devices 59(12):3280–3287
Pan A, Liu R, Sun M, Ning C-Z (2010) Spatial composition grading of quaternary ZnCdSSe alloy nanowires with tunable light emission between 350 and 710 nm on a single substrate. ACS Nano 4(2):671–680
Kane EO (1961) Theory of tunneling. Journal of applied Physics 32(1):83–91
TCAD Silvaco, atlas, Version 5.15.32.R. (2009) [Online]. Available: https ://www.silvaco.com
Chen S, Wang S, Liu H, Han T, Xie H, Chong C (2020) A novel Dopingless fin-shaped SiGe Channel TFET with improved performance. Nanoscale Res Lett 15(1):1–8
Singh S, Raj B (2020) Analytical modeling and simulation analysis of T-shaped III-V heterojunction vertical T-FET. Superlattice Microst 147:106717
Bala S, Khosla M (2018) Design and simulation of nanoscale double-gate TFET/tunnel CNTFET. J Semicond 39(4):044001
Wadhwa G, Singh J (2020) Implementation of linearly modulated work function A σ B 1− σ gate electrode and Si 0.55 Ge 0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET. Applied Physics A 126(11):1–11
Patel N, Ramesha A, Mahapatra S (2008) Drive current boosting of n-type tunnel FET with strained SiGe layer at source. Microelectronics Journal 39(12):1671–1677
Singh S, Raj B (2020) Analysis of ONOFIC technique using SiGe heterojunction double gate vertical TFET for low power applications. Silicon 12:1–10
Acknowledgements
The authors are grateful to NIT, Jalandhar for their support during the research.
Funding
The author(s) received no financial support for the research, authorship, and/or publication of this article.
Author information
Authors and Affiliations
Contributions
Shailendra Singh: Validation and modeling, Writing and Editing, conceptualization, Simulation, TCAD Software, Writing- draft preparation, Investigation.
Shilpi Yadav: Methodology, Data curation, Visualization.
Sanjeev Kumar Bhalla: Supervision and revision.
Corresponding author
Ethics declarations
Ethics Approval and Consent to Participate
Not Applicable
Consent for Publication
Not Applicable.
Competing Interests
Not Applicable.
Disclosure of Potential Conflicts of Interest
No conflicts to report.
Research Involving Human Participants and/or Animals
Not applicable.
Informed Consent
Not applicable.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Singh, S., Yadav, S. & Bhalla, S.K. An Improved Analytical Modeling and Simulation of Gate Stacked Linearly Graded Work Function Vertical TFET. Silicon 14, 4647–4660 (2022). https://doi.org/10.1007/s12633-021-01244-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-021-01244-8