Skip to main content
SpringerLink
Log in

Analysis and Design of Low-Cost Bit-Serial Architectures for Motion Estimation in H.264/AVC

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Variable block-size motion estimation (VBSME) process occupies a major part of computation of an H.264 encoder, which is usually accelerated by bit-parallel hardware architectures with large I/O bit width to meet real-time constrains. However, such kind of architectures increase the area overhead and pin count, and therefore will not be suitable for area-constrained electronic consumer designs such as small portable multimedia devices. This paper addresses this problem by proposing two area efficient least significant bit (LSB) bit-serial architectures with small pin numbers. Both designs take advantage of data reusing technique in different ways for sum of absolute differences (SAD) computation and reading reference pixels, leading to a considerable reduction of memory bandwidth. The first architecture propagates the partial SAD and sum results and broadcasts the reference pixel rows whereas the second design reuse the SAD of small blocks and has a reconfigurable reference buffer leading to a better memory bandwidth when using hardware parallelism. The proposed designs benefit from several optimization techniques including an efficient serial absolute difference architecture, word length reduction by parallelism, bit truncation, mode filtering, and macroblock (MB) level subsampling, which significantly enhance their performances in terms of silicon area, throughput, latency, and power consumption. The first and second designs can support full search VBSME of 720 × 480 video with 30 frames per second (fps), two reference frames, and [−16, 15] search range at a clock frequency of 414 MHz with 29.28 k and 31.5 k gates, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7

Similar content being viewed by others

References

  1. Joint Video Team (JVT) of ITU-T VCEG and ISO/IEC MPEG, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496–10 AVC, May 2003.

  2. Joch, A., Kossentini, F., Schwarz, H., Wiegand, T., & Sullivan, G. J. (2002). Performance comparison of video coding standards using Lagragian coder control. Proc. IEEE Int. Conf. Image Proces, pp. 501–504.

  3. Chen, T.-C., Chien, S.-Y., Huang, Y.-W., Tsai, C.-H., Chen, C.-Y., Chen, T.-W., & Chen, L.-G. (2006). Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Transactions on Circuits and Systems for Video Technology, 16(6), 673–688.

    Article  Google Scholar 

  4. Yap, S. Y., & McCanny, J. V. (2004). A VLSI architecture for variable block size video motion estimation. IEEE Transactions on Circuits and Systems II: Express Briefs, 51(7), 384–389.

    Article  Google Scholar 

  5. Song, Y., Liu, Z.-Y., Ikenaga, T., & Goto, S. (2006). A VLSI architecture for variable block size motion estimation in H.264/AVC with low cost memory organization,” IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences, ES89-A (12), 3594–3601.

  6. Lopez, S., Callico, G. M., Tobajas, F., Lopez, J. F., & Sarmiento, R. (2008). A flexible template for H.264/AVC block matching motion estimation architectures. IEEE Transactions on Consumer Electronics, 54(2), 845–851.

    Article  Google Scholar 

  7. Kim, J., & Park, T. (2009). A novel VLSI architecture for full-search variable block-size motion estimation. IEEE Transactions on Consumer Electronics, 55(2), 728–733.

    Article  Google Scholar 

  8. Li, B. M. H., & Leong, P. (2008). Serial and parallel FPGA-based variable block size motion estimation processors. Journal of Signal Processing Systems, 51(1), 77–98.

    Article  Google Scholar 

  9. Ou, C.-M., Le, C.-F., & Hwang, W.-J. (2005). An efficient VLSI architecture for H.264 variable block size motion estimation. IEEE Transactions on Consumer Electronics, 51(4), 1291–1299.

    Article  Google Scholar 

  10. Chen, C.-Y., Chien, S.-Y., Huang, Y.-W., Chen, T.-C., Wang, T.-C., & Chen, L.-G. (2006). Analysis and architecture design of variable block size motion estimation for H.264/AVC. IEEE Transactions on Circuits and Systems I, Regular Papers, 53(3), 578–593.

    Article  Google Scholar 

  11. Li, D. X., Zhang, W., & Zhang, M. (2007). Architecture design for H.264/AVC integer motion estimation with minimum memory bandwidth. IEEE Transactions on Consumer Electronics, 53(3), 1053–1060.

    Article  Google Scholar 

  12. Sakurai, T. (2000). Design challenges for 0.1 um and beyond: Embedded tutorial (pp. 553–558). Yokohama, Japan: ASP-DAC 2000.

    Google Scholar 

  13. Kim, N. S., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J. S., Irwin, M. J., Kandemir, M., & Narayanan, V. (2003). Leakage current: Moore’s law meets static power. Computer, 36(12), 68–75.

    Article  Google Scholar 

  14. Elgharbawy, W. M., & Bayoumi, M. A. (2005). Leakage sources and possible solutions in nanometer CMOS Technologies. IEEE Circuits and Systems Magazine, 5(4), 6–17.

    Article  Google Scholar 

  15. Huang, Y. W., Wang, T. C., Hsieh, B. Y., & Chen, L. G. (2003). Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264. In proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2007), 2, 796–799.

    Google Scholar 

  16. Vanne, J., Aho, E., Hamalainen, T. D., & Kuusilinna, K. (2006). A high-performance sum of absolute difference implementation for motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 16(7), 876–883.

    Article  Google Scholar 

  17. Liu, Z.Y., Huang, Y.Q., Sing, Y., Goto, S., & Ikenaga, T. (2007). Hardware efficient propagate partial SAD architecture for variable block size motion estimation in H.264/AVC. In proceedings of 17th Edition of the Great Lakes Symposium on VLSI(GLSVLSI 2007), 161–162.

  18. He, Z. & Liou, M.-I. (1997). Reducing hardware complexity of motion estimation algorithms using truncated pixels. In proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 1997), 2809–2812.

  19. Bahari, T. Arslan, & Erdogan, A. T. (2009). Low-power H.264 video compression architectures for mobile communication. IEEE Transactions on Circuits and Systems for Video Technology, 19(9), 876–883.

    Article  Google Scholar 

  20. Zhou, F. & Kornerup, P. (1995). Bit serial structure for full-search block-matching algorithm. In Proceedings of the IS&T/SPIE Symposium on Electronic Imaging.

  21. Bjontegaard. G., (2001). Calculation of average PSNR differences between R-D curves. Doc. VCEG-M33.

Download references

Acknowledgment

We would like to thank the anonymous reviewers for their helpful comments and suggestions. This work was supported in part by the Ministry of Higher Education, Malaysia, under Grant FRGS FP094/2007c.

Author information

Authors and Affiliations

  1. Isik University, Istanbul, TURKEY

    Hasan Ates

  2. Faculty of Computer Science and Information Technology, University of Malaya, Kuala Lumpur, Malaysia

    Mohammad R. H. Fatemi & Rosli Salleh

Authors
  1. Mohammad R. H. Fatemi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hasan Ates
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Rosli Salleh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hasan Ates.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Fatemi, M.R.H., Ates, H. & Salleh, R. Analysis and Design of Low-Cost Bit-Serial Architectures for Motion Estimation in H.264/AVC. J Sign Process Syst 71, 111–121 (2013). https://doi.org/10.1007/s11265-012-0686-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-012-0686-2

Keyword

Search

Navigation