Skip to main content
SpringerLink
Log in

FPGA Implementation of Cross Virtual Concatenation Transmitter/ Receiver for Data Transmission over Next Generation SDH Systems

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Cross Virtual Concatenation is the new technique proposed for bandwidth efficient transmission of data over SDH networks. SDH networks came into existence for reliable voice transmission. As the demand of data traffic grew in wide area networks, new technologies were developed and standardized for data transmission over SDH networks. The technologies used namely, GFP (generic framing procedure), VCAT (virtual concatenation) and LCAS (link capacity adjustment scheme) enable network operator to provide integrated voice and data services over their legacy SDH infrastructure. Data packets are encapsulated using framing protocols GFP. VCAT is a process of distributing the GFP framed data payload in number of virtual channels of same capacity forming a Virtually Concatenated Group (VCG). LCAS is used for dynamic bandwidth allocation. LCAS enhances the VCAT scheme with hitless in service addition and removal of VC’s to/from the VCG.VCAT combines homogeneous virtual channels together which in some cases limits the performance of VCAT. This paper describes the implementation of new concatenation technology named cross virtual concatenation (CVC), which combines heterogeneous VC’s together to utilize the SDH bandwidth more efficiently. CVC implementation requires only end node equipments to be upgraded as VCG members travel through the link similar to the conventional VCAT. This paper proposes FPGA implementation of transmitter and receiver circuits for 100 Mbps Ethernet data transmission over next Generation SDH systems using CVC, where two types of VC’s namely VC-3 and VC-12 are used for data transmission. Total Transmission delay is calculated as 125 μs. There is no complexity added at the receiver side due to this delay. The receiver is designed for 32 ms differential delay compensation which can be increased up to maximum 256 ms by increasing the buffer size at the receiver.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18

Similar content being viewed by others

References

  1. ITU-T Rec. G.707; ‘Network node interface for synchronous digital hierarchy’, 2003.

  2. ITU-T Rec. G.7041; ‘Generic Framing Procedure’, 2005.

  3. ITU-T Rec. G.7042; ‘Link Capacity Adjustment Scheme (LCAS) for Virtual Concatenated signals’, 2006.

  4. Ahuja, S. S., & Krunz, M. (2008). Cross-virtual concatenation for Ethernet-over-SONET/SDH Networks. Photonic Network Communications Journal, 16(2), 169–181. springerlink.

    Article  Google Scholar 

  5. Ou, C., Sahasrabuddhe, L. H., Zhu, K., Martel, C. U., & Mukherjee, B. (2006). Survivable virtual concatenation for data over SONET/SDH in optical transport networks. IEEE/ACM Transaction on Networking, 14(1), 218–231.

    Article  Google Scholar 

  6. Kim, H. J., Myong, S. I., Hong, H. H., Lee, J. H., & Kim, J. S. (2006). The role of Ethernet over SDH in QoS switch/router. IEEE ICACT, 2, 985–990. phoenix park, Gangwon-Do, Korea.

    Google Scholar 

  7. Bernstein, G., Cleiglvia, D., & Rabbat, R. (2006). VCAT/LCAS in clamshel. IEEE Communications Magazine, 4(5), 34–36.

    Article  Google Scholar 

  8. Lili, H. D. (2005). Performance comparison of GFP and LAPS in application of data-transport’, IEEE Communications, Circuits and Systems International Conference Proceedings, at Hongkong, China, 618-621.

  9. Ge, L., Yoshimura, T. (2005) ‘Design and implementation of an EOS chip’ IEEE International Conference ASICON, Shanghai, China, 300-303.

  10. Li, X., Jin, D., Zeng, L. (2002). ‘Encapsulation and rate adaptation for Ethernet over SDH’, IEEE Communications, Circuits and Systems International Conference Proceedings, Chengdu city, China, 1301-1305.

  11. Shi, G., Wang, Q., Zeng, Z. L. (2002). ‘SDH Virtual concatenation technique used in Ethernet data transport’, IEEE Communications, Circuits and Systems International Conference Proceedings, Chengdu city, China, 1297–1300.

Download references

Author information

Authors and Affiliations

  1. Department of Electronic and Communication Engineering, University Institute of Technology, Barkatullah University, Bhopal, MP, India, 462026

    Sunanda Manke

  2. Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, MP, India, 462051

    Kavita Khare & S. D. Sapre

Authors
  1. Sunanda Manke
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kavita Khare
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. S. D. Sapre
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sunanda Manke.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Manke, S., Khare, K. & Sapre, S.D. FPGA Implementation of Cross Virtual Concatenation Transmitter/ Receiver for Data Transmission over Next Generation SDH Systems. J Sign Process Syst 67, 105–116 (2012). https://doi.org/10.1007/s11265-010-0508-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-010-0508-3

Keywords

Search

Navigation