Skip to main content
SpringerLink
Log in

On Reducing Test Data Volume for Circular Scan Architecture Using Modified Shuffled Shepherd Optimization

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this manuscript, a novel test data compression (TDC) system is proposes for reducing a test data volume (TDV) for circular scan (CS) architecture. A modified version of meta-heuristic population based optimization approach, hence it is called shuffled shepherd optimization (SSO) and it is used to optimize the conflicting bit minimization (CBM) problem. In CS framework, TDC is reached by upgrading only the conflicting bits among template pattern, real test pattern. Reduced test data volume and test application time are achieved by diminishing the Hamming distance between the currently captured response and the subsequent test vector. The CBM issue is formulated by a traveling salesman problem (TSP). Here, the test vectors are assumed by cities, the HD among test vectors a pair is assumed by distance of interurban. A modified version of the SSO algorithm called as MSSO is applied in combination using mutation operator for solving the issue of CBM. Experimental outcomes display the proposed TDC method using MSSO achieves an average development of 8.36% in compression ratio (CR) as well as 6.77% in TAT is attained by reducing a TDV. This proposed approach outperforms other state-of-art test data compression schemes by providing improved CR, TAT reduction and TDV reduction.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

Data Availability

Data sharing is not applicable to this article as no new data were created or analyzed in this study.

References

  1. Arulmurugan A, Murugesan G, Vivek B (2020) Thermal-aware Test Data Compression for System-on-Chip Based on Modified Bitmask Based Methods. J Electron Test 36(5):577–590

    Article  Google Scholar 

  2. Chakrapani K, Muthaiah R (2018) Test data compression using Lingering Component Reduction technique for system-on-a-chip applications. Comput Electr Eng 66:1–3

    Article  Google Scholar 

  3. Chen CW, Kong YC, Lee KJ (2017) Test Compression with Single-Input Data Spreader and Multiple Test Sessions. In: Proc. IEEE 26th Asian Test Symposium (ATS), IEEE, pp. 28–33

  4. Eskandari L, Jafarian A, Rahimloo P, Baleanu D (2019) A modified and enhanced ant colony optimization algorithm for traveling salesman problem. In: Taş K, Baleanu D, Machado J (eds) Mathematical Methods in Engineering. Springer, Cham., Switzerland, pp. 257–265

    Chapter  Google Scholar 

  5. Jena SK (2020) Fault Classification Based Approximate Testing of Digital VLSI Circuit. In: Mallick PK, Meher P, Majumder A, Das SK (eds) Electronic Systems and Intelligent Computing. Springer, Singapore, pp. 641–651

    Chapter  Google Scholar 

  6. Kalamani C, Mayilsamy M, Rukkumani V, Srinivasan K, Kumar RM, Paramasivam K (2020) Hybrid encoding for test data compression. Microprocess Microsyst 77:103169

  7. Karmakar R, Chattopadhyay S (2017) Temperature and data size trade-off in dictionary based test data compression. Integration 57:20–33

    Article  Google Scholar 

  8. Kaveh A (2021) Shuffled Shepherd Optimization Algorithm. Advances in Metaheuristic Algorithms for Optimal Design of Structures. Springer, Cham., Switzerland, pp. 625–661

    Chapter  Google Scholar 

  9. Lee T, Touba NA, Yang JS (2017) Enhancing test compression with dependency analysis for multiple expansion ratios. IEEE Trans Comput Aided Des Integr Circuits Syst 36(9):1571–1579

    Article  Google Scholar 

  10. Manimegalai R (2019) Efficient test vector volume reduction based on equal run length coding technique. Microprocess Microsyst 68:1–10

    Article  Google Scholar 

  11. Mitra S, Das D (2020) An efficient VLSI test data compression scheme for circular scan architecture based on modified ant colony meta-heuristic. J Electron Test 36:327–342

    Article  Google Scholar 

  12. Moghaddam E, Mukherjee N, Rajski J, Solecki J, Tyszer J, Zawada J (2018) Logic BIST with capture-per-clock hybrid test points. IEEE Trans Comput Aided Des Integr Circuits Syst 38(6):1028–1041

    Article  Google Scholar 

  13. Mythili S, Thiyagarajah K, Rajesh P, Shajin FH (2020) Ideal position and size selection of unified power flow controllers (UPFCs) to upgrade the dynamic stability of systems: an antlion optimiser and invasive weed optimisation algorithm. HKIE Trans 27(1):25–37

    Article  Google Scholar 

  14. Radhika K, Geetha DM (2018) Augmented Recurrence Hopping Based Run-Length Coding for Test Data Compression Applications. Wirel Pers Commun 102(4):3361–3374

    Article  Google Scholar 

  15. Rajesh P, Shajin F (2020) A Multi-Objective Hybrid Algorithm for Planning Electrical Distribution System. Eur J Electr Eng 22(4–5):224–509

    Article  Google Scholar 

  16. Shajin FH, Rajesh P (2020) Trusted secure geographic routing protocol: outsider attack detection in mobile ad hoc networks by adopting trusted secure geographic routing protocol. Int J Pervasive Comput Commun

  17. Sivanandam L, Oorkavalan UM, Periyasamy S (2017) Test data compression for digital circuits using tetrad state skip scheme. Des Autom Embed Syst 21(3):197–211

    Article  Google Scholar 

  18. Sivanandam L, Periyasamy S, Oorkavalan UM (2020) Power transition X filling based selective Huffman encoding technique for test-data compression and Scan Power Reduction for SOCs. Microprocess Microsyst 72:102937

  19. Thilagavathi K, Sivanantham S (2018) Two-stage low power test data compression for digital VLSI circuits. Comput Electr Eng 71:309–320

    Article  Google Scholar 

  20. Thota MK, Shajin FH, Rajesh P (2020) Survey on software defect prediction techniques. Int J Appl Sci Eng 17(4):331–344

    Google Scholar 

  21. Vohra H, Singh A, Gill SS (2020) An innovative two-stage data compression scheme using adaptive block merging technique. Integration 73:68–76

    Article  Google Scholar 

  22. Wang Y, Li H, Han Y, Li X (2017) A low overhead in-network data compressor for the memory hierarchy of chip multiprocessors. IEEE Trans Comput Aided Des Integr Circuits Syst 37(6):1265–1277

    Article  Google Scholar 

  23. Wu T, Zhao W, Guo H, Lim HH, Yang Z (2017) A streaming PCA VLSI chip for neural data compression. IEEE Trans Biomed Circuits Syst 11(6):1290–1302

    Article  Google Scholar 

  24. Zhang L, Mei J (2018) Yan B (2018) A new test set compression scheme for circular scan. EURASIP J Embed Syst 1:1–5

    Article  Google Scholar 

  25. Zhao W, Sun B, Wu T, Yang Z (2018) On-chip neural data compression based on compressed sensing with sparse sensing matrices. IEEE Trans Biomed Circuits Syst 12(1):242–254

    Article  Google Scholar 

Download references

Funding

This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Arasur, Coimbatore, India

    Muralidharan Jayabalan

  2. Department of Electronics and Communication Engineering, Anurag University, Hyderabad, India

    E. Srinivas

  3. Department of Electronics and Communication Engineering, Anna University, Chennai, India

    Francis H. Shajin

  4. Department of Electrical and Electronics Engineering, Anna University, Chennai, India

    P. Rajesh

Authors
  1. Muralidharan Jayabalan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. E. Srinivas
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Francis H. Shajin
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. P. Rajesh
    View author publications

    You can also search for this author in PubMed Google Scholar

Ethics declarations

Conflict of Interest

The authors declare that they have no conflict of interest.

Additional information

Responsible Editor: E. Amyeen

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Jayabalan, M., Srinivas, E., Shajin, F.H. et al. On Reducing Test Data Volume for Circular Scan Architecture Using Modified Shuffled Shepherd Optimization. J Electron Test 37, 577–592 (2021). https://doi.org/10.1007/s10836-021-05975-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-021-05975-9

Keywords

Search

Navigation