Skip to main content
Log in

The Effectiveness of Test in Controlling Quality Costs: A Conformability Analysis Based Approach

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Test and inspection are an increasingly costly element of electronic system design and manufacture and so it is critical that the cost effectiveness of test and inspection are well understood. This paper presents techniques which may be used to assess test capability and hence the implied test quality costs of PCB level electronic circuits. The techniques presented are based on the electronic Conformability Analysis (eCA) approach which combines process capability indices and Failure Modes and Effects Analysis with a cost mapping procedure. It introduces a new measure of test capability based on the widely used process capability measure C pk. This analysis allows the quality costs associated with design and manufacture induced faults to be estimated and the effectiveness of test strategies in reducing these costs to be determined. It allows the trade-off between quality costs and the component, manufacturing process and test costs to be explored. The technique has been applied to analogue & mixed signal, safety critical circuits from automotive systems.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. R. Batchelor and K.G. Swift, “Conformability Analysis in Support of Design for Quality,” Proc. I Mech E Part B-Journal of Engineering Manufacture, vol. 210, No 1, pp. 37–47, 1996.

    Google Scholar 

  2. I.M. Bell and S.J. Spinks, “Analog Fault Simulation for the Structural Approach to Analog and Mixed-Signal Testing,” Proc. IMSTW, 1995, pp. 10–14.

  3. S. Bittanti, M. Lovera, and L. Moiraghi, “Application of Non-Normal Process Capability Indices to Semiconductor Quality Control,” IEEE Trans. on Semiconductor Manufacturing, vol. 11, No 2, pp. 296–303, May 1998.

    Article  Google Scholar 

  4. S.W. Field and K.G. Swift, Effecting a Quality Change, London, UK: Arnold, 1996.

    Google Scholar 

  5. J.M. Gilbert, I.M. Bell, and D.R. Johnson, “Circuit Design Optimization Based on Quality Cost Estimation,” Qual. Reliab. Eng. Int., vol. 21, No 4, pp. 367–386, 2005.

    Article  Google Scholar 

  6. E.L. Grant and R.S. Levenworth, Statistical Quality Control, New York: McGraw-Hill, 1988.

    Google Scholar 

  7. I.L. Huertas, “Test and Design for Testability of Analog and Mixed-signal Integrated Circuits: Theoretical Basis and Pragmatical Approaches,” Proc. ECCTD Conf, 1993, pp. 75–156.

  8. Z. Jaworski, N. Mariusz, and W. Kuzmicz, “Extension of inductive Fault Analysis to Parametric Faults in Analog Circuits with Application to Test Generation,” Proc. 15th IEEE VLSI Test Symposium, 1997.

  9. D.R. Johnson, Conformability Analysis for the Control of Quality Costs in Electronic Systems, Ph.D. Thesis, UK: University of Hull, 2004.

  10. I.M. Bell, D.R. Johnson, and J.M. Gilbert, “Conformability Analysis Based Test Quality Cost Estimation,” Proc. 9th IEEE Int. Mixed Signal Testing Workshop (IMSTW03), June 2003, Seville, pp. 268–273.

  11. A. Kelly, Conformability Analysis for Electronic Products, MEng Dissertation, UK: University of Hull, 1997.

  12. L.C. Laranjeira, J. Machado da Silva, and J. Silva Matos,“A Tool for Fault Extraction in PCBs,” Proc. European Test Workshop 2000, Portugal: Cascais.

  13. A.M.D. Richardson and A.P. Dorey, “Reliability Indicators,” Proc. ESREF, Germany, October 1992, pp. 277–285.

  14. M. Sachdev, “A Realistic Defect Oriented Testability Methodology for Analog Circuits,” J. Electron. Test: Theory and Applic., vol. 6, pp. 265–276, 1995.

    Article  Google Scholar 

  15. K. Hird, K.P. Parker, and B. Follis, “Test coverage: what does it mean when a board test passes?,” Proc. IEEE International Test Conference, 2002, pp. 1066–1074.

  16. J.P. Shen, W. May, and F.J. Ferguson, “Inductive Fault Analysis of MOS Integrated Circuits,” IEEE Design & Test of Computers, vol. 2, pp. 13–26, Dec 1985.

  17. S.G. Shina, Six Sigma for Electronics Design and Manufacturing, New York: McGraw-Hill, 2002.

    Google Scholar 

  18. S. Spence and R.S. Soin, Tolerance Design of Electronic Circuits, London: Imperial College, 1997.

    Google Scholar 

  19. S.J. Spinks, I.M. Bell, C.D. Chalk, and M. Zwolinski, “Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations,” Proc. IEEE Symposium on Defect and Fault Tolerance in VLSI Systems, Oct 1997.

  20. K.G. Swift, M. Raines, and J.D. Booker, Designing Capable and Reliable Products, Oxford, UK: Butterworth, 2001.

    Google Scholar 

  21. G. Taguchi, Introduction to Quality Engineering, New York: UNIPUB/Quality Resources, 1986.

    Google Scholar 

  22. G. Tennant, Six Sigma: SPC and TQM in Manufacturing and Services, Gower Publishing Limited, 2001.

  23. D. Wood and S. Croxall, “Failure Mode and Effect Analysis,” Proc. Conference on Tools and Techniques in Quality Engineering Manchester, October 1989.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to J. M. Gilbert.

Additional information

Editor: A. Ivanov

Rights and permissions

Reprints and permissions

About this article

Cite this article

Gilbert, J.M., Bell, I.M. The Effectiveness of Test in Controlling Quality Costs: A Conformability Analysis Based Approach. J Electron Test 23, 293–307 (2007). https://doi.org/10.1007/s10836-006-0711-0

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-006-0711-0

Keywords

Navigation