Skip to main content
Log in

Modeling Feedback Bridging Faults with Non-Zero Resistance

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

We study the behavior of feedback bridging faults with non-zero bridge resistance in both combinational and sequential circuits. We demonstrate that a test vector may detect the fault, not detect the fault or lead to oscillation, depending on bridge resistance. Moreover, the resistance intervals in which a particular behavior is observed are not necessarily contiguous. We demonstrate non-trivial behavior for situations in which a detection seems impossible, namely disabled loops going through a gate with controlling values on its side inputs.

We outline the multiple strengths problem which arises due to the fact that a critical bridge resistance depends on the strengths of the signals driving the bridge, which in turn are functions of the number of the on-transistors, these again depending on the bridge resistance, making such a fault very hard to resolve. For sequential circuits, we describe additional difficulties caused by the need to account for implications on bridge behavior, which have originated in the previous time frames. We conclude that the complexity of resistive feedback bridging fault simulation accurate enough to resolve such situations will probably be prohibitively high and propose possible simplifying assumptions. We present simulation results for ISCAS benchmarks using these assumptions with and without taking oscillation into account.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  • M. Abramovici and P. Menon, “A Practical Approach to Fault simulation and Test Generation for Bridging Faults,” IEEE Trans. on Comp., vol. C-34, no. 7, pp. 658–663, 1983.

    Google Scholar 

  • P. Banerjee and J.A. Abraham, “A Multivalued Algebra for Modeling PhysicalFailures in MOS VLSI Circuits,” IEEE Trans. on CAD, vol. 4, no. 5, pp. 312–321, 1985.

    Google Scholar 

  • B. Chess and T. Larrabee, “Logic Testing of Bridging Faults in CMOS Integrated Circuits,” IEEE Trans. on Comp., vol. 47, no. 3, pp. 338–345, 1998.

    Google Scholar 

  • J.P. Cusey and J.H. Patel, “BART: A Bridging Fault Test Generator for Sequential Circuits,” in Int’l Test Conf., 1997, pp. 838–847.

  • P. Dahlgren, “Switch-Level Bridging Fault Simulation in the Presence of Feedbacks,” in Int’l Test Conf., 1998, pp. 363–371.

  • P. Engelke, I. Polian, M. Renovell, and B. Becker, “Simulating Resistive Bridging and Stuck-At Faults,” in Int’l Test Conf., 2003, pp.~1051–1059.

  • M. Favalli and M. Dalpasso, “Bridging Fault Modeling and Simulation for Deep Submicron CMOS ICs,” IEEE Trans. on CAD, vol. 21, no. 8, pp. 941–953, 2002.

    Google Scholar 

  • M. Favalli, M. Dalpasso, P. Olivo, and B. Ricco, “Analysis of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs,” in Int’l Test Conf., 1993, pp.~865–873.

  • F. Ferguson and T. Larrabee, “Test Pattern Generation for Realistic Bridge Fault in CMOS ICs,” in Int’l Test Conf., 1991, pp. 492–499.

  • F.J. Ferguson and J. Shen, “Extraction and Simulation of Realistic CMOS Faults using Inductive Fault Analysis,” in Int’l Test Conf., 1988, pp. 475–484.

  • G. Greenstein and J. Patel, “E-PROOFS: A CMOS Bridging Fault Simulator,” in Int’l Conf. on CAD., 1992, pp. 268–271.

  • H. Hao and E. McCluskey, “Resistive Shorts Within CMOS Gates,” in Int’l Test Conf., 1991, pp. 292–301.

  • C. Lee and D.M.H. Walker, “PROBE: A PPSFP Simulator for Resistive Bridging Faults,” in VLSI Test Symp., 2000, pp. 105–110.

  • S. Ma, I. Shaik, and R. Scott-Fetherston, “A Comparison of Bridging Fault Simulation Methods,” in Int’l Test Conf., 1999, pp. 587–595.

  • T. Maeda and K. Kinoshita, “Precise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits,” in Int’l Test Conf., 2000, pp.~510–519.

  • Y. Malaiya, A. Jayasumana, and R. Rajsuman, “A Detailed Examination of Bridging Faults,” in Int’l Conf. on Comp. Design., 1986, pp. 78–81.

  • P. Maxwell and R. Aitken, “Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic Thresholds,” in Int’l Test Conf., 1993, pp. 63–72.

  • K.C.Y. Mei, “Bridging and Stuck-At Faults,” IEEE Trans. on Comp., vol. C-23, no. 7, pp. 720–727, 1974.

    Google Scholar 

  • S. Millman and S.J. Garvey, “An Accurate Bridging Fault Test Pattern Generator,” in Int’l Test Conf., 1991, pp. 411–418.

  • I. Polian, P. Engelke, and B. Becker, “Efficient Bridging Fault Simulationof Sequential Circuits Based on Multi-Valued Logics,” in Int’l Symp. on Multi-Valued Logic., 2002, pp. 216–222.

  • J. Rearick and J. Patel, “Fast and Accurate CMOS Bridging Fault Simulation,” in Int’l Test Conf., 1993, pp. 54–62.

  • M. Renovell, F. Azaïs, and Y. Bertrand, “Detection of Defects Using Fault Model Oriented Test Sequences,” Jour. of Electronic Testing: Theory and Applications, vol. 14, pp. 13–22, 1999.

    Google Scholar 

  • M. Renovell, P. Huc, and Y. Bertrand, “CMOS Bridge Fault Modeling,” in VLSI Test Symp., 1994, pp. 392–397.

  • M. Renovell, P. Huc, and Y. Bertrand, “The Concept of Resistance Interval: A New Parametric Model for Resistive Bridging Fault,” in VLSI Test Symp., 1995, pp. 184–189.

  • R. Rodríguez-Montañés, E. Bruls, and J. Figueras, “Bridging Defects Resistance Measurements in a CMOS Process,” in Int’l Test Conf., 1992, pp. 892–899.

  • M.B. Santos, and J.P. Teixeira, “Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL,” in Design, Automation and Test in Europe, 1999.

  • V. Sar-Dessai and D. Walker, “Accurate Fault Modeling and Fault Simulation of Resistive Bridges,” in Int. Symp. Defect and Fault Tolerance in VLSI Systems, 1998, pp. 102–107.

  • V. Sar-Dessai and D. Walker, “Resistive Bridge Fault Modeling, Simulation and Test Generation,” in Int’l Test Conf., 1999, pp. 596–605.

  • H. Vierhaus, W. Meyer, and U. Glaser, “CMOS Bridges and Resistive Transistor Faults: IDDQ versus Delay Effects,” in Int’l Test Conf., 1993, pp. 83–91.

  • L.-C. Wang, M.R. Mercer, and T. Williams, “Using Target Faults To Detect Non-Target Faults,” in Int’l Test Conf., 1996, pp. 629–638.

  • S. Xu and S. Su, “Testing Feedback Briging Faults Among Internal, Input and Output Lines by Two Patterns,” in Int’l Conf. on Circuits and Computers, 1982, pp. 214–217.

  • S. Xu and S. Su, “Detecting I/O and Internal Feedback Bridging Faults,” IEEE Trans. on Comp., vol. C-34, no. 6, pp. 553–557, 1985.

    Google Scholar 

  • S. Zachariah, S. Chakravarty, and C. Roth, “A Novel Algorithm to Extract Two-Node Bridges,” in Design Automation Conf., 2000, pp. 790–793.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ilia Polian.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Polian, I., Engelke, P., Renovell, M. et al. Modeling Feedback Bridging Faults with Non-Zero Resistance. J Electron Test 21, 57–69 (2005). https://doi.org/10.1007/s10836-005-5287-6

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-005-5287-6

Keywords

Navigation