Skip to main content
SpringerLink
Log in

A FHD 1080, 120 fps CMOS image sensor with two step SS-ADC

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a full high definition 1920 × 1080 pixel, 120 frames/s CMOS image sensor with two-step single-slope (TS-SS) ADC. The column-parallel TS-SS ADC and binary subtractor are used to convert photodiode voltage to the final 10-bit digital data. Therefore, there is no need for the pixel readout, noise suppression or comparator offset cancellation circuits to be used in the columns. A new ramp signal generator is proposed to generate 32 concurrent and identical ramp signals. TS-SS ADC improves the conversion speed while reducing the power consumption level as well. The proposed image sensor has been designed using TSMC 0.18 μm 1-poly 4-metal standard process. The simulation results show that the total comparator referred noise to the FD node in 1 Hz–100 MHz range is 0.574 mV and, also the total power consumption is about 100 mW.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Nakamura, J. (2006). Image sensors and signal processing for digital still cameras. Boca Raton: CRC Press.

    Google Scholar 

  2. Chen, N., Zhong, S., Zou, M., Zhang, J., Ji, Z., & Yao, L. (2018). A low-noise CMOS image sensor with digital correlated multiple sampling. IEEE Transactions on Circuits and Systems—I: Regular Papers, 65(1), 84–94.

    Article  Google Scholar 

  3. Hyeon-June, K., Sun-Il, H., Ji-Wook, K., Dong-Hwan, J., Byoung-Soo, C., Sang-Gwon, L., et al. (2016). A delta-readout scheme for low-power CMOS image sensors with multi-column-parallel SAR ADCs. IEEE Journal of Solid-State Circuits, 51(10), 2262–2273.

    Article  Google Scholar 

  4. Okura, S., Nishikido, O., Sadanaga, Y., Kosaka, Y., Araki, N., Ueda, K., et al. (2015). A 3.7 M-pixel 1300-fps CMOS image sensor with 5.0 G-pixel/s high-speed readout circuit. IEEE Journal of Solid-State Circuits, 50(4), 1016–1024.

    Article  Google Scholar 

  5. Razavi, B. (2001). Design of analog CMOS integrated circuits. New York: McGraw-Hill.

    Google Scholar 

  6. Fan, X., & Chan, P. K. (2005). Analysis and design of low-distortion CMOS source followers. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(8), 1489–1501.

    Article  Google Scholar 

  7. Ohta, J. (2008). Smart CMOS image sensors and applications. Boca Raton: CRC Press.

    Google Scholar 

  8. Hynecek, J. (1992). Theoretical analysis and optimization of CDS signal processing method for CCD image sensors. IEEE Transactions on Electron Devices, 39, 2497–2507.

    Article  Google Scholar 

  9. Perenzoni, M., Massari, N., Stoppa, D., Pancheri, L., Malfatti, M., & Gonzo, L. (2011). A 160 × 120-pixels range camera with in-pixel correlated double sampling and fixed-pattern noise correction. IEEE Journal of Solid-State Circuits, 46(7), 1672–1681.

    Article  Google Scholar 

  10. Chen, D. G., Tang, F., Law, M., Zhong, X., & Bermak, A. (2014). A 64 fJ/step 9-bit SAR ADC array with forward error correction and mixed-signal CDS for CMOS image sensors. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(11), 3085–3093.

    Article  Google Scholar 

  11. Oike, Y., Akiyama, K., Hung, L. D., Niitsuma, W., Kato, A., Sato, M., et al. (2017). 8.3 M-pixel 480-fps global-shutter CMOS image sensor with gain-adaptive column ADCs and chip-on-chip stacked integration. IEEE Journal of Solid-Sate Circuits, 52(4), 985–993.

    Article  Google Scholar 

  12. Muung, S., Masayuki, I., Junichi, M., & Eiichi, S. (2010). Column parallel single-slope ADC with time to digital converter for CMOS imager. In 17th IEEE international conference on electronics, circuits and systems.

  13. Padash, M., & Yargholi, M. (2017). Novel time-interleaved two-step single-slope ADC architecture based on both resistor ladder and current source ramp generator. Microelectronics Journal, 61, 67–78.

    Article  Google Scholar 

  14. Teymouri, M. (2012). A new two-step single slope A/D converter for using in CMOS image sensors. International Journal of Circuit Theory and Applications, 42(2), 209–219.

    Article  Google Scholar 

  15. Lim, S., Lee, J., Kim, D., & Han, G. (2009). A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs. IEEE Transactions on Electron Devices, 56(3), 393–398.

    Article  Google Scholar 

  16. Snoeij, M. F., Theuwissen, A. J. P., Makinwa, K. A. A., & Huijsing, J. H. (2007). Multiple-ramp column-parallel ADC architectures for CMOS image sensors. IEEE Journal of Solid-State Circuits, 42(12), 2968–2977.

    Article  Google Scholar 

  17. Razavi, B. (1995). Principles of data conversion system design. New York: IEEE Press.

    Google Scholar 

  18. Teymouri, M., Hadidi, K., & Khoei, A. (2009). A new linear readout circuit for a CMOS image sensor. In 2009 European conference on circuit theory and design (pp. 213–216).

  19. Dongmyung, L., Kunhee, C., Dongsoo, K., & Gunhee, H. (2008). Low-noise in-pixel comparing active pixel sensor using column-level single-slope ADC. IEEE Transactions on Electron Devices, 55(12), 3383–3388.

    Article  Google Scholar 

  20. Hang, Y., Wei, T., Menghan, G., & Shoushun, C. (2017). A two-step prediction ADC architecture for integrated low power image sensors. IEEE Transactions on Circuits and Systems—I: Regular Papers, 64(1), 50–60.

    Article  Google Scholar 

  21. Jong-Boo, K., Seong-Kwan, H., & Oh-Kyong, K. (2015). A low-power CMOS image sensor with area-efficient 14-bit two-step SA ADCs using pseudomultiple sampling method. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(5), 451–455.

    Article  Google Scholar 

  22. Kitamura, K., Watabe, T., Sawamoto, T., Kosugi, T., Akahori, T., Iida, T., et al. (2012). A 33-megapixel 120-frames-per-second 2.5-watt CMOS image sensor with column-parallel two-Stage cyclic analog-to-digital converters. IEEE Transactions on Electron Devices, 59(12), 3426–3433.

    Article  Google Scholar 

  23. Youngcheol, C., Jimin, C., Seunghyun, L., Minho, K., Kwisung, Y., Wunki, J., et al. (2011). A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel delta-sigmaADC architecture. IEEE Journal of Solid-State Circuits, 46(1), 236–247.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran

    Masood Teymouri & Jafar Sobhi

Authors
  1. Masood Teymouri
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jafar Sobhi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jafar Sobhi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Teymouri, M., Sobhi, J. A FHD 1080, 120 fps CMOS image sensor with two step SS-ADC. Analog Integr Circ Sig Process 99, 339–347 (2019). https://doi.org/10.1007/s10470-018-1349-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1349-4

Keywords

Search

Navigation